?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
first · prev · next
target/mips: Rename translate_init.c as cpu-defs.c
2021-01-08 Bin Mengdocs/system: arm: Add sabrelite board description
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-08 Bin Menghw/arm: sabrelite: Connect the Ethernet PHY at address 6
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-08 Bin Menghw/msic: imx6_ccm: Correct register value for silicon...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-08 Bin Menghw/misc: imx6_ccm: Update PMU_MISC0 reset value
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-12-10 Bin Mengtarget/i386: seg_helper: Correct segment selector nullificat...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-11-17 Bin Menghw/sd: Fix 2 GiB card CSD register values
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-11-03 Bin Menghw/riscv: microchip_pfsoc: Hook the I2C1 controller
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-11-03 Bin Menghw/riscv: microchip_pfsoc: Correct DDR memory map
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-11-03 Bin Menghw/riscv: microchip_pfsoc: Map the reserved memory...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-11-03 Bin Menghw/riscv: microchip_pfsoc: Connect the SYSREG module
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-11-03 Bin Menghw/misc: Add Microchip PolarFire SoC SYSREG module...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-11-03 Bin Menghw/riscv: microchip_pfsoc: Connect the IOSCB module
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-11-03 Bin Menghw/misc: Add Microchip PolarFire SoC IOSCB module support
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-11-03 Bin Menghw/riscv: microchip_pfsoc: Connect DDR memory controller...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-11-03 Bin Menghw/misc: Add Microchip PolarFire SoC DDR Memory Controller...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-11-03 Bin Menghw/riscv: microchip_pfsoc: Document where to look at...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-10-26 Bin Menghw/sd/sdcard: Zero out function selection fields before...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-10-22 Bin Menghw/intc: Move sifive_plic.h to the include directory
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: Sort the Kconfig options in alphabetical...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: Drop CONFIG_SIFIVE
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: Always build riscv_hart.c
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: Move sifive_test model to hw/misc
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: Move sifive_uart model to hw/char
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: Move riscv_htif model to hw/char
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: Move sifive_plic model to hw/intc
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: Move sifive_clint model to hw/intc
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: Move sifive_gpio model to hw/gpio
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: Move sifive_u_otp model to hw/misc
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: Move sifive_u_prci model to hw/misc
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: Move sifive_e_prci model to hw/misc
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: sifive_u: Connect a DMA controller
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: clint: Avoid using hard-coded timebase frequency
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: microchip_pfsoc: Hook GPIO controllers
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: microchip_pfsoc: Connect 2 Cadence GEMs
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/arm: xlnx: Set all boards' GEM 'phy-addr' property...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/net: cadence_gem: Add a new 'phy-addr' property
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: microchip_pfsoc: Connect a DMA controller
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/dma: Add SiFive platform DMA controller emulation
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: microchip_pfsoc: Connect a Cadence SDHCI...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/sd: Add Cadence SDHCI emulation
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: microchip_pfsoc: Connect 5 MMUARTs
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/char: Add Microchip PolarFire SoC MMUART emulation
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: Initial support for Microchip PolarFire SoC...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Mengtarget/riscv: cpu: Set reset vector based on the configured...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Menghw/riscv: hart: Add a new 'resetvec' property
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-09-09 Bin Mengtarget/riscv: cpu: Add a new 'resetvec' property
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-08-22 Bin Menggitlab-ci/opensbi: Update GitLab CI to build generic...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-08-22 Bin Menghw/riscv: spike: Change the default bios to use generic...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-08-22 Bin Menghw/riscv: Use pre-built bios image of generic platform...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-08-22 Bin Mengroms/Makefile: Build the generic platform for RISC...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-08-22 Bin Mengroms/opensbi: Upgrade from v0.7 to v0.8
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-08-22 Bin Mengconfigure: Create symbolic links for pc-bios/*.elf...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-08-22 Bin Menghw/riscv: sifive_u: Add a dummy L2 cache controller...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-08-21 Bin Menghw/sd: Correct the maximum size of a Standard Capacity...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-08-21 Bin Menghw/sd: Fix incorrect populated function switch status...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-07-22 Bin Menghw/riscv: sifive_e: Correct debug block size
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2020-07-14 Bin Menghw/riscv: Modify MROM size to end at 0x10000
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-07-14 Bin Menghw/riscv: virt: Sort the SoC memmap table entries
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-07-14 Bin MengMAINTAINERS: Add an entry for OpenSBI firmware
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2020-06-19 Bin Menghw/riscv: sifive_u: Add a dummy DDR memory controller...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Menghw/riscv: sifive_u: Sort the SoC memmap table entries
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Menghw/riscv: sifive_u: Support different boot source per...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Menghw/riscv: sifive: Change SiFive E/U CPU reset vector...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Mengtarget/riscv: Rename IBEX CPU init routine
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Menghw/riscv: sifive_u: Add a new property msel for MSEL...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Menghw/riscv: sifive_u: Rename serial property get/set...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Menghw/riscv: sifive_u: Add reset functionality
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Menghw/riscv: sifive_gpio: Do not blindly trigger output...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Menghw/riscv: sifive_u: Hook a GPIO controller
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Menghw/riscv: sifive_gpio: Add a new 'ngpio' property
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Menghw/riscv: sifive_gpio: Clean up the codes
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Menghw/riscv: sifive_u: Generate device tree node for OTP
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Menghw/riscv: sifive_u: Simplify the GEM IRQ connect code...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Menghw/riscv: opentitan: Remove the riscv_ prefix of the...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Menghw/riscv: sifive_e: Remove the riscv_ prefix of the...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Mengriscv: Keep the CPU init routine names consistent
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Mengriscv: Generalize CPU init routine for the imacu CPU
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Mengriscv: Generalize CPU init routine for the gcsu CPU
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-19 Bin Mengriscv: Generalize CPU init routine for the base CPU
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-03 Bin Menghw/riscv: virt: Remove the riscv_ prefix of the machine...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-03 Bin Menghw/riscv: sifive_u: Remove the riscv_ prefix of the...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-03 Bin Mengriscv: Change the default behavior if no -bios option...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-06-03 Bin Mengriscv: Suppress the error report for QEMU testing with...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-04-29 Bin Mengroms: opensbi: Upgrade from v0.6 to v0.7
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2020-04-29 Bin Menghw/riscv: Generate correct "mmu-type" for 32-bit machines
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2020-04-29 Bin Mengriscv/sifive_u: Add a serial property to the sifive_u...
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2020-03-17 Bin Menggitlab-ci.yml: Add jobs to build OpenSBI firmware binaries
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2020-03-17 Bin Mengriscv: sifive_u: Update BIOS_FILENAME for 32-bit
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2020-03-17 Bin Mengroms: opensbi: Add 32-bit firmware image for sifive_u...
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2020-03-17 Bin Mengroms: opensbi: Upgrade from v0.5 to v0.6
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2020-03-03 Bin Menghw: net: cadence_gem: Fix build errors in DB_PRINT()
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2020-02-27 Bin Mengriscv: virt: Allow PCI address 0
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2019-10-28 Bin Mengriscv: sifive_u: Add ethernet0 to the aliases node
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2019-10-28 Bin Mengriscv: hw: Drop "clock-frequency" property of cpu nodes
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2019-10-28 Bin Mengriscv: Skip checking CSR privilege level in debugger...
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2019-09-17 Bin Mengriscv: sifive_u: Update model and compatible strings...
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2019-09-17 Bin Mengriscv: sifive_u: Remove handcrafted clock nodes for...
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2019-09-17 Bin Mengriscv: sifive_u: Fix broken GEM support
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2019-09-17 Bin Mengriscv: sifive_u: Instantiate OTP memory with a serial...
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
2019-09-17 Bin Mengriscv: sifive: Implement a model for SiFive FU540 OTP
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
 commit | commitdiff | tree
next
AR7 emulation for QEMU