repo.or.cz
/
official-gcc.git
/
search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
first
·
prev
·
next
RISC-V: Count pointer type SSA into RVV regs liveness for dynamic LMUL cost model
2024-01-02
Juzhe
-
Zhong
RISC-V: Count pointe
r
ty
p
e S
S
A into
R
VV
r
e
gs
l
iveness
.
.
.
commit
|
commitdiff
|
tree
2023-12-29
Juzhe-Zho
n
g
RISC-V:
Robostify testcase pr113112-1
.
c
commit
|
commitdiff
|
tree
2023-12-29
Juzhe-Zhong
R
I
SC-V: Dis
a
llow transformation int
o
VLMAX AVL
f
or
.
.
.
commit
|
commitdiff
|
tree
2023-12-28
Juzhe-Zhong
RISC-V: M
a
ke
d
y
n
amic LMUL cost model
m
ore
a
ccurate
.
.
.
commit
|
commitdiff
|
tree
2023-12-27
Juzhe-Zhong
RISC
-
V: Make k
n
own
NITERS l
o
op
be aware of dynamic
.
.
.
commit
|
commitdiff
|
tree
2023-12-26
Juzhe-Z
h
ong
RISC-V
:
Fi
x
t
y
po
commit
|
commitdiff
|
tree
2023-12-26
Juzhe-Zhong
RISC-
V
: Some
m
i
n
i
or tweak
o
n dyn
a
mic
L
MUL cost model
commit
|
commitdiff
|
tree
2023-12-25
J
uzhe-
Z
hong
RISC-V:
Move RVV V_REGS
liveness co
m
p
utation into ana
l
yze_lo
.
.
.
commit
|
commitdiff
|
tree
2023-12-25
Juzhe-Zhong
R
ISC-V
:
Add o
n
e
m
ore ASM
c
heck in PR113112-1
.
c
commit
|
commitdiff
|
tree
2023-12-24
P
a
n Li
RISC-V: XFail the signbit-5 run test for RVV
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-12-23
Juzh
e
-Zhong
R
I
SC-
V
:
Make PH
I
initial v
a
lue
oc
c
upy l
i
ve V_REG i
n
.
.
.
commit
|
commitdiff
|
tree
2023-12-21
J
uzhe-Zhong
RISC-V: Add dynam
i
c LMUL t
e
st fo
r
x264
commit
|
commitdiff
|
tree
2023-12-20
Juzhe-Zhong
R
I
SC-V: O
p
ti
m
ize SELECT
_
VL
codegen when length is known
.
.
.
commit
|
commitdiff
|
tree
2023-12-20
Juz
h
e-Zhong
RISC-V:
F
ix bug of VSET
V
L fus
i
on
commit
|
commitdiff
|
tree
2023-12-20
demin
.
han
RISC-V: Fix calcu
l
ation of m
a
x live v
r
egs
commit
|
commitdiff
|
tree
2023-12-20
Pan Li
RISC-V: Bug
f
ix f
o
r
the c
o
n
s
t vector in single steps
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-12-20
Juzhe-Zhong
RISC-V
:
Fix
I
C
E of
moving SUBREG
of vector
m
ode to
.
.
.
commit
|
commitdiff
|
tree
2023-12-19
Juzh
e
-Zh
o
n
g
RISC-V:
F
i
x FAIL of bb-slp-cond-1
.
c for RVV
commit
|
commitdiff
|
tree
2023-12-19
Juzhe-Zhong
RI
S
C-
V
: Re
f
ine some codes
of
e
xpand_
c
onst_vector
[NFC]
commit
|
commitdiff
|
tree
2023-12-19
J
uzhe-Zh
o
n
g
RISC-V:
F
o
rce scala
b
le vector on a
l
l vse
t
vl te
s
t
s
commit
|
commitdiff
|
tree
2023-12-19
Juzhe-
Z
hong
R
IS
C
-V: F
i
x FAIL
of
dynamic-
l
mul
2
-7
.
c
commit
|
commitdiff
|
tree
2023-12-19
Juzhe-Z
h
ong
R
I
S
C-V: Remove
256/512
/
1
0
24 VLS vectors
commit
|
commitdiff
|
tree
2023-12-18
Pan Li
RISC-V: Rename
the rvv
t
est c
a
se
.
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-12-18
Juzhe-Zho
n
g
RIS
C
-
V
:
Su
p
port one
m
o
r
e
o
verla
p
f
or wv
instructions
commit
|
commitdiff
|
tree
2023-12-18
J
uzh
e
-Zhong
RISC-V: Enable vect test for RV32
commit
|
commitdiff
|
tree
2023-12-18
Juzhe-Zhong
RISC
-
V: Fix natural
r
egsize for f
i
xed-vlmax of
-
march
.
.
.
commit
|
commitdiff
|
tree
2023-12-18
Pan
Li
RIS
C
-
V: Bugfix f
o
r th
e
RVV
const vec
t
or
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-12-18
Pan Li
RISC-V:
Fix
P
OLY INT h
a
ndl
e
bug
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-12-15
Juzhe-Z
h
ong
RISC
-
V: F
i
x
v
merge optimization bug in vec_perm v
e
ctorization
commit
|
commitdiff
|
tree
2023-12-15
J
u
z
he-Zhong
RIS
C
-V: Remove
x
fail
f
o
r som
e
of t
h
e SLP
t
ests
commit
|
commitdiff
|
tree
2023-12-15
Juzhe-Zhong
RISC-V: A
d
just
t
est
commit
|
commitdiff
|
tree
2023-12-15
J
u
zhe-Zhong
R
I
S
C
-
V
: Twea
k
generic vector COST mode
l
commit
|
commitdiff
|
tree
2023-12-15
Juzhe-Zhong
Midd
l
e
-e
n
d: Do not model address co
s
t for SELECT_
V
L
.
.
.
commit
|
commitdiff
|
tree
2023-12-14
Juzhe-Zhon
g
RISC-V: A
d
d failed
SL
P
test
c
ase
commit
|
commitdiff
|
tree
2023-12-14
Juzhe-
Z
hong
RISC-V: Add
R
VV bui
l
tin v
e
ctorization cost model
commit
|
commitdiff
|
tree
2023-12-13
Pan
Li
RISC-V: Re
f
ine test cases for bo
t
h P
R
112929
and PR112988
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-12-13
Juzhe-Zhong
R
ISC-V: Postpone full available optimization [VSETVL
.
.
.
commit
|
commitdiff
|
tree
2023-12-13
dem
i
n
.
han
RISC-
V
: Fix
d
ynamic lmul tests d
e
pended on
a
bi
commit
|
commitdiff
|
tree
2023-12-13
Juzh
e
-
Z
h
ong
Mi
d
d
l
e-end: Adjust d
e
crement IV style
p
artial
v
ect
o
riza
t
i
o
n
.
.
.
commit
|
commitdiff
|
tree
2023-12-12
Juzhe-Zhong
RISC-V: Apply vla
v
s
.
vls
mode h
e
uristic vector CO
S
T
.
.
.
commit
|
commitdiff
|
tree
2023-12-12
Juzhe-Zhong
RISC-V
:
Refactor Dynamic
L
MUL cod
e
s
commit
|
commitdiff
|
tree
2023-12-12
Pan L
i
RI
S
C-V:
Disable RVV VCO
M
PR
E
SS avl propagation
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-12-12
Ju
z
he-Zh
o
ng
RISC-V: Move RVV POLY VALU
E
estimation fro
m
ri
s
cv
.
cc
.
.
.
commit
|
commitdiff
|
tree
2023-12-11
Juzhe-Zhong
RIS
C
-V: Support highest over
l
ap
f
o
r
w
v
instruction
s
commit
|
commitdiff
|
tree
2023-12-09
Juzhe-Zhong
R
ISC-V:
F
i
x
V
LS mode movm
i
aslig
n
bug
commit
|
commitdiff
|
tree
2023-12-08
Pan
Li
RISC
-
V: Fix ICE f
o
r incorrect mode attr in V_F
2
DI_CONVERT_B
R
I
D
GE
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-12-07
Juzhe-Zhong
RISC-V: Support interl
e
a
ve
v
ec
t
or
w
ith
different step
.
.
.
commit
|
commitdiff
|
tree
2023-12-06
Juzhe-Zhon
g
RI
S
C
-V
:
Fix VSE
T
V
L
PASS bug
commit
|
commitdiff
|
tree
2023-12-05
Juzhe-Zhong
RISC-V: B
l
o
ck VLSmodes acco
r
ding
t
o TARGET_MAX_L
M
UL
.
.
.
commit
|
commitdiff
|
tree
2023-12-05
Ju
z
he-Zhong
RIS
C
-V: Add
blocker for gather/scat
t
er
auto
-
vectorization
commit
|
commitdiff
|
tree
2023-12-04
Juzhe
-
Z
h
ong
RISC-V: Fix overlap group in
c
orrec
t
overlap
o
n v
0
commit
|
commitdiff
|
tree
2023-12-04
Juzhe-Zhong
RISC-V: Support h
i
ghest-number regno overlap for widen
.
.
.
commit
|
commitdiff
|
tree
2023-12-04
Pan Li
RISC-V
:
A
d
d te
s
t case f
o
r
b
ug PR112813
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-12-04
Juzhe-Z
h
ong
R
I
SC-V: Robo
s
tify the W43,
W
8
6
,
W87 con
s
traint enab
l
e
d
.
.
.
commit
|
commitdiff
|
tree
2023-12-03
Pan Li
R
I
SC-V: Fix
t
ypo in test abi configur
a
tion
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-12-02
Juzhe-Zhong
RISC-V: Fix i
n
correct c
o
mb
i
ne of extend
e
d scalar patt
e
rn
commit
|
commitdiff
|
tree
2023-12-02
P
a
n Li
RISC-V: Bugfix for le
g
itimize move when get ve
c
mode
.
.
.
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-11-30
J
uzh
e
-Zhong
RISC-V:
S
upport widening register overlap for vf4/vf8
commit
|
commitdiff
|
tree
2023-11-30
Juzhe-Zhong
RISC
-
V:
Rename vconstraint into
gr
o
up_overlap
commit
|
commitdiff
|
tree
2023-11-30
Juzhe-Zhong
RISC-V: Support highpart over
l
ap for vext
.
vf
commit
|
commitdiff
|
tree
2023-11-29
Juzhe-Zhong
RISC-V: Su
p
po
r
t
h
ighpart register overlap for vwcvt
commit
|
commitdiff
|
tree
2023-11-29
Pan Li
RISC-V:
Bugf
i
x
for
ICE in block move w
h
en zve32f
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-11-28
Juzhe-Zhong
RISC-V: Disall
o
w poly (1,1) VLA SL
P
interleav
e
vectori
z
ation
commit
|
commitdiff
|
tree
2023-11-28
J
u
zhe-Zhong
RISC-V: Fix VSE
T
VL P
A
SS regression
commit
|
commitdiff
|
tree
2023-11-27
Juzhe-Zhong
RISC-V: Remove incorre
c
t
f
unction gate ga
t
her_scatter_valid_
.
.
.
commit
|
commitdiff
|
tree
2023-11-26
Juzhe
-
Zhong
RISC-V:
D
i
sable A
V
L propa
g
ation of slid
e
down
i
n
structions
commit
|
commitdiff
|
tree
2023-11-26
Juzhe-Zhong
RISC
-
V:
Fix typo
commit
|
commitdiff
|
tree
2023-11-24
Juzhe-Zhong
RI
S
C
-
V: F
i
x inconsistency among all vectorization h
o
ok
s
commit
|
commitdiff
|
tree
2023-11-24
J
u
zhe-Z
h
ong
RISC
-
V
:
Optimize a special case
of VLA SLP
commit
|
commitdiff
|
tree
2023-11-24
Juzhe-
Z
hong
RISC-V: Disable BSWAP optimiza
t
ion for
NUNITS < 4
commit
|
commitdiff
|
tree
2023-11-23
J
uzhe-Zhong
RISC-V: Ad
d
wrapp
e
r for emit
v
ec_extract[NFC]
commit
|
commitdiff
|
tree
2023-11-23
Juzhe-Zhong
RI
S
C-V: Refine
s
ome
c
odes of
r
iscv-v
.
cc
[
N
F
C]
commit
|
commitdiff
|
tree
2023-11-23
Pan Li
DSE
:
All
o
w vector type for get_stor
e
d_val
when re
a
d
.
.
.
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-11-22
J
u
zhe-Zho
n
g
RISC
-
V: Fix
i
n
c
o
r
r
ect u
s
e of v
c
ompre
s
s in permu
t
ati
o
n
.
.
.
commit
|
commitdiff
|
tree
2023-11-21
Juzhe-Zh
o
ng
RISC
-
V: Disallow
C
O
SNT_VECTOR for DI
on RV32
commit
|
commitdiff
|
tree
2023-11-20
J
u
zhe-
Z
hong
RISC-V: Fix intermediate mode
on sl
i
de1 in
s
truction
.
.
.
commit
|
commitdiff
|
tree
2023-11-19
Ju
z
he-Zhong
R
I
SC-V: Optim
i
ze constant A
V
L for LRA pa
t
t
e
rn
commit
|
commitdiff
|
tree
2023-11-19
Juzhe-
Z
hong
RISC
-
V:
Fix bug of tuple move splitter
commit
|
commitdiff
|
tree
2023-11-18
Juzhe-Zh
o
n
g
RI
S
C-V: Refactor RVV i
t
era
t
ors[NFC]
commit
|
commitdiff
|
tree
2023-11-15
J
uzhe-Zhong
RISC-V: Su
p
port trailing
v
ec_init opt
i
mi
z
ation
commit
|
commitdiff
|
tree
2023-11-15
Pan L
i
RISC-V: Re
f
ine
th
e
mask
g
e
neration
f
o
r
vec_init case 2
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-11-15
Juzhe-
Z
hong
RISC-V: Di
s
allow RVV mode address for an
y
load/store
.
.
.
commit
|
commitdiff
|
tree
2023-11-14
J
u
zhe-Zhong
RISC-V: Fix
i
nit-2
.
c
a
ssembly
ch
e
ck
commit
|
commitdiff
|
tree
2023-11-13
J
uzhe-Zhong
R
IS
C
-V: Optimize combine se
q
u
e
n
c
e
by
m
erge approach
commit
|
commitdiff
|
tree
2023-11-13
Pan Li
RISC-V: Fix RVV dynamic
f
rm tests
f
ailure
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-11-13
P
an L
i
RISC-
V
:
Su
p
port FP l/ll round
a
nd
rint HF m
o
de autovec
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-11-11
Juzhe-Zhong
RISC-V: Add
test for PR112469
commit
|
commitdiff
|
tree
2023-11-10
Juzhe-Zhong
Middle-e
n
d: Fix bu
g
of induction variable vect
o
rization
.
.
.
commit
|
commitdiff
|
tree
2023-11-10
Juzhe-
Z
h
o
n
g
RISC-V
:
Ad
d
comb
i
ne optimization b
y
s
l
ideup for vec_init
.
.
.
commit
|
commitdiff
|
tree
2023-11-10
Juzhe-
Z
hong
RISC-V: Robusti
f
y
vec_i
n
it pattern[NFC]
commit
|
commitdiff
|
tree
2023-11-10
P
a
n Li
Revert
"RISC-V: Support
v
ec
_
init for trail
i
ng same
.
.
.
commit
|
commitdiff
|
tree
2023-11-10
Pan
L
i
RISC-V: Support vec_init for trailing same el
e
ment
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-11-10
Juzhe-
Z
hong
test
:
Fix FA
I
L of
pr974
2
8
.
c
for RV
V
commit
|
commitdiff
|
tree
2023-11-10
Juzhe-Zhong
RISC-
V
: Move co
n
d_copy
s
ign fro
m
combine pattern to
.
.
.
commit
|
commitdiff
|
tree
2023-11-10
Pa
n
Li
In
t
er
n
al-fn: Add FLO
A
TN sup
p
ort for
l
/ll round and
.
.
.
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-11-09
Pan Li
RIS
C
-V: Ref
i
ne frm emit
a
fter b
b
end in succ edges
Signed-off-by: Pan Li <
pan2.li@intel.com
>
commit
|
commitdiff
|
tree
2023-11-09
Juzhe-Zhon
g
RIS
C
-V: Add PR112450
test to avoid regre
s
sion
commit
|
commitdiff
|
tree
2023-11-09
Juzhe-Zhong
RI
S
C
-V: Fi
x
dynami
c
LMUL
c
o
s
t m
o
d
e
l ICE
commit
|
commitdiff
|
tree
2023-11-09
Juzhe-
Z
hong
RISC-V: Fix d
y
namic tests [N
F
C]
commit
|
commitdiff
|
tree
2023-11-08
Juzhe-Zho
n
g
RISC-V: Fix VSE
T
VL VL
c
heck conditi
o
n bug
commit
|
commitdiff
|
tree
next