| 2017-10-19 |
Lijian Zhao | soc/intel/cannonlake: Fix HECI error on reset
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-10-18 |
Lijian Zhao | soc/intel/cannonlake: Set platform Debug Probe Type
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-10-18 |
Lijian Zhao | intel/cannonlake_rvp: Enable Audio DSP
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-10-18 |
Lijian Zhao | intel/cannonlake_rvp: Declare PCIE clock usage
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-10-18 |
Lijian Zhao | soc/intel/cannonlake: Update PCIE CLKREQ programing
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-10-18 |
Lijian Zhao | soc/intel/cannonlake: Add finalize function
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-10-16 |
Lijian Zhao | intel/cannonlake_rvp: Modify memory parameters to support...
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-10-11 |
Lijian Zhao | soc/intel/cannonlake: Change default UART number to 2
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-10-06 |
Lijian Zhao | soc/intel/cannonlake: Enable MRC cache
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-10-05 |
Lijian Zhao | soc/intel/cannonlake: Add all the SOC level DSDT tables
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-10-04 |
Lijian Zhao | intel/fsp: Update cannonlake FSP header
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-10-03 |
Lijian Zhao | soc/intel/cannonlake: Disable CPU ratio override
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-10-03 |
Lijian Zhao | soc/intel/cannonlake: Add northbridge dsdt table
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-10-03 |
Lijian Zhao | mainboard/intel/cannonlake_rvp: Add smi support in...
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-10-03 |
Lijian Zhao | soc/intel/cannonlake: Fill the SMI usage
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-10-03 |
Lijian Zhao | soc/intel/cannonlake: Add lpc pci driver
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-09-27 |
Lijian Zhao | soc/intel/common: Add Cannonlake PCI id
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-09-20 |
Lijian Zhao | soc/intel/cannonlake: Add PMC pci drivers
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-09-15 |
Lijian Zhao | mainboard/intel/cannonlake: Add ec entry into flashmap
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-09-13 |
Lijian Zhao | soc/intel/cannonlake: Add serialio device config
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-09-13 |
Lijian Zhao | soc/intel/cannonlake: Add ramstage uart debug support
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-09-13 |
Lijian Zhao | mainboard/intel/cannonlake_rvp: Include ChromeOS support
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-09-13 |
Lijian Zhao | mainboard/intel/cannonlake_rvp: Add dummy DSDT table
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-09-13 |
Lijian Zhao | soc/intel/cannonlake: Add common ACPI support for CNL
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-09-11 |
Lijian Zhao | soc/intel/common/block: Update common rtc code
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-09-06 |
Lijian Zhao | soc/intel/cannonlake: Add Vboot/ChromeOS support
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-09-06 |
Lijian Zhao | soc/intel/cannonlake: Add dummy ACPI DSDT table
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-09-01 |
Lijian Zhao | soc/intel/canonlake: Enable LPSS UART in 32bit PCI...
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-08-29 |
Lijian Zhao | soc/intel/cannonlake: Fix Coverity scan error
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-08-21 |
Lijian Zhao | soc/intel/cannonlake: Enable common PMC code for CNL
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-08-17 |
Lijian Zhao | soc/intel/cannonlake: Add SPI flash controller driver
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-08-15 |
Lijian Zhao | soc/intel/cannonlake: Call into FSP siliconinit
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-08-15 |
Lijian Zhao | soc/intel/cannonlake: Add postcar stage support
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-08-09 |
Lijian Zhao | soc/intel/cannonlake: Add ramstage SystemAgent support
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-08-07 |
Lijian Zhao | soc/intel/cannonlake: Add memory map support
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-08-04 |
Lijian Zhao | soc/intel/common: Add Cannonlake pci ids for common
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-08-03 |
Lijian Zhao | soc/intel/cannonlake: Sort Kconfig for Cannonlake
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-07-27 |
Lijian Zhao | soc/intel/cannonlake: Correct gpio definition
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-07-26 |
Lijian Zhao | intel/cannonlake_rvp: Split RVP boards and SPD
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-07-21 |
Lijian Zhao | soc/intel/cannonlake: Call into FSP siliconinit
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-07-21 |
Lijian Zhao | soc/intel/cannonlake: Add postcar stage support
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-07-20 |
Lijian Zhao | soc/intel/cannonlake: Make ramstage relocatable
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-07-19 |
Lijian Zhao | soc/intel/cannonlake: Add minimal changes to call FSP...
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-07-19 |
Lijian Zhao | soc/intel/cannonlake: Add microcode support
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-07-18 |
Lijian Zhao | soc/intel/cannonlake: Fix Build break
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-06-29 |
Lijian Zhao | soc/intel/cannonlake: Add initial dummy directory
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-06-27 |
Lijian Zhao | include/device: Add pci ids for Intel CNL
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-05-22 |
Lijian Zhao | sb/intel/common: Add common EC fw support
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-05-16 |
Lijian Zhao | soc/intel/common: Add sanity check of PCR_BASE_ADDRESS
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-05-12 |
Lijian Zhao | mainboard/google/reef: Config needed GPIO for pull...
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-05-12 |
Lijian Zhao | soc/intel/apollolake: Add macro to define IOSTERM for...
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2017-01-17 |
Lijian Zhao | mainboard/google/reef: Ignore SPI IOSTANDBY
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-11-07 |
Lijian Zhao | soc/intel/apollolake: Add pmc_ipc device support
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-09-28 |
Lijian Zhao | soc/intel/apollolake: Add pmc_ipc device support
Signed-off-by: Zhao, Lijian <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-09-28 |
Lijian Zhao | soc/intel/apollolake: Use fixed resource for SRAM and...
Signed-off-by: Zhao, Lijian <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-06-17 |
Zhao, Lijian | google/reef: Update EMMC DLL setting in all mode
Signed-off-by: Zhao, Lijian <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-06-14 |
Zhao, Lijian | google/reef: Update EMMC DLL settings
Signed-off-by: Zhao, Lijian <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-06-09 |
Zhao, Lijian | intel/amenia: Program EMMC dll setting
Signed-off-by: Zhao, Lijian <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-06-09 |
Zhao, Lijian | soc/intel/apollolake: Add EMMC DLL API
Signed-off-by: Zhao, Lijian <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-06-08 |
Zhao, Lijian | Intel/amenia: Make the device address more readable
Signed-off-by: Zhao, Lijian <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-05-19 |
Zhao, Lijian | soc/apollolake/lpc_lib: Make cros compile pass
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-04-28 |
Lance Zhao | soc/intel/apollolake: Add handling of GNVS ACPI entry...
|
commit | commitdiff | tree |
| 2016-04-28 |
Zhao, Lijian | soc/intel/apollolake: Add GPIO devices
Signed-off-by: Zhao, Lijian <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-04-28 |
Zhao, Lijian | soc/intel/apollolake: Fix northbridge _crs scope
Signed-off-by: Zhao, Lijian <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-04-20 |
Zhao, Lijian | mainboard/amenia: add the inital files for amenia board
|
commit | commitdiff | tree |
| 2016-04-14 |
Zhao, Lijian | soc/intel/apollolake: Fix northbridge _CRS
Signed-off-by: Zhao, Lijian <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-04-11 |
Zhao, Lijian | soc/intel/apollolake: Fill _PRT entry in DSDT
Signed-off-by: Zhao, Lijian <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-04-11 |
Zhao, Lijian | soc/intel/apollolake: Add lpss dsdt entry
Signed-off-by: Zhao, Lijian <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-04-11 |
Zhao, Lijian | soc/apollolake/acpi: Fill ACPI HPET table
Signed-off-by: Zhao, Lijian <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-04-11 |
Lance Zhao | soc/apollolake: Add lpc device driver
Signed-off-by: Lance Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-04-11 |
Lance Zhao | soc/apollolake/acpi: Fill in ACPI MADT table
Signed-off-by: Lance Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-04-11 |
Lance Zhao | soc/apollolake/acpi: Fill ACPI MCFG table
Signed-off-by: Lance Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-04-07 |
Lance Zhao | mainboard/intel/apollolake_rvp: Include FADT tables
Signed-off-by: Lance Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-04-05 |
Lance Zhao | soc/intel/apollolake: Fill ACPI FADT table
Signed-off-by: Lance Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-04-04 |
Zhao, Lijian | soc/intel/apollolake: Fill northbridge ASL
Signed-off-by: Zhao, Lijian <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-03-21 |
Lance Zhao | soc/apollolake: Add skeleton ACPI entry
Signed-off-by: Lance Zhao <lijian.zhao@intel.com>
|
commit | commitdiff | tree |
| 2016-03-10 |
Lance Zhao | mainboard/intel/apollolake_rvp: Populate static devicetree
|
commit | commitdiff | tree |
| 2016-03-09 |
Lance Zhao | mainboard/intel/apollolake_rvp: Add memory training...
|
commit | commitdiff | tree |
