target/mips: Amend MXU instruction opcodes