?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
first · prev · next
hw/intc: sifive_plic: Move the properties
2021-10-22 Alistair Francishw/intc: sifive_plic: Move the properties
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
...82bf8b197535ccd1996939.1634524691.git.alistair.francis@wdc.com
 commit | commitdiff | tree
2021-10-22 Alistair Francishw/intc: Remove the Ibex PLIC
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
...1b6d21e6514e019593662e.1634524691.git.alistair.francis@wdc.com
 commit | commitdiff | tree
2021-10-22 Alistair Francishw/riscv: opentitan: Update to the latest build
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
...e819d1217bf0b530812680.1634524691.git.alistair.francis@wdc.com
 commit | commitdiff | tree
2021-10-22 Richard Hendersontarget/riscv: Compute mstatus.sd on demand
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-22 Richard Hendersontarget/riscv: Use riscv_csrrw_debug for cpu_dump
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-22 Richard Hendersontarget/riscv: Use gen_shift*_per_ol for RVB, RVI
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-22 Richard Hendersontarget/riscv: Use gen_unary_per_ol for RVB
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-22 Richard Hendersontarget/riscv: Adjust trans_rev8_32 for riscv64
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-22 Richard Hendersontarget/riscv: Use gen_arith_per_ol for RVM
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Alistair Francishw/riscv: shakti_c: Mark as not user creatable
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
...427b47a1b1d5ab475a2edd.1632871759.git.alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Bin Menghw/dma: sifive_pdma: Don't run DMA when channel is...
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Bin Menghw/dma: sifive_pdma: Fix Control.claim bit detection
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philippe Mathieu... hw/char/mchp_pfsoc_mmuart: QOM'ify PolarFire MMUART
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philippe Mathieu... hw/char/mchp_pfsoc_mmuart: Use a MemoryRegion container
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philippe Mathieu... hw/char/mchp_pfsoc_mmuart: Simplify MCHP_PFSOC_MMUART_REG...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Bin Menghw/char: sifive_uart: Register device in 'input' category
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Bin Menghw/char: shakti_uart: Register device in 'input' category
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Bin Menghw/char: ibex_uart: Register device in 'input' category
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Frank Changtarget/riscv: Set mstatus_hs.[SD|FS] bits if Clean...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philipp Tomsichdisas/riscv: Add Zb[abcs] instructions
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philipp Tomsichtarget/riscv: Remove RVB (replaced by Zb[abcs])
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philipp Tomsichtarget/riscv: Add zext.h instructions to Zbb, removing...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philipp Tomsichtarget/riscv: Add rev8 instruction, removing grev/grevi
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philipp Tomsichtarget/riscv: Add a REQUIRE_32BIT macro
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philipp Tomsichtarget/riscv: Add orc.b instruction for Zbb, removing...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philipp Tomsichtarget/riscv: Reassign instructions to the Zbb-extension
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philipp Tomsichtarget/riscv: Add instructions of the Zbc-extension
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philipp Tomsichtarget/riscv: Reassign instructions to the Zbs-extension
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philipp Tomsichtarget/riscv: Remove shift-one instructions (proposed...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philipp Tomsichtarget/riscv: Remove the W-form instructions from Zbs
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philipp Tomsichtarget/riscv: Reassign instructions to the Zba-extension
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philipp Tomsichtarget/riscv: Add x-zba, x-zbb, x-zbc and x-zbs properties
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philipp Tomsichtarget/riscv: clwz must ignore high bits (use shift...
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philipp Tomsichtarget/riscv: fix clzw implementation to operate on...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-10-06 Philipp Tomsichtarget/riscv: Introduce temporary in gen_add_uw()
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-21 Alistair Francishw/riscv: opentitan: Correct the USB Dev address
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
...17d7075b750ece3acb1535.1631767043.git.alistair.francis@wdc.com
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-21 Bin Mengtarget/riscv: csr: Rename HCOUNTEREN_CY and friends
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-21 Frank Changtarget/riscv: Backup/restore mstatus.SD bit when virtual...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-20 Bin Mengdocs/system/riscv: sifive_u: Update U-Boot instructions
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-20 Frank Changhw/dma: sifive_pdma: don't set Control.error if 0 bytes...
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-20 Green Wanhw/dma: sifive_pdma: allow non-multiple transaction...
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-20 Frank Changhw/dma: sifive_pdma: claim bit must be set before DMA...
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-20 Frank Changhw/dma: sifive_pdma: reset Next* registers when Control...
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-20 Anup Patelhw/riscv: virt: Add optional ACLINT support to virt...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-20 Anup Patelhw/riscv: virt: Re-factor FDT generation
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-20 Anup Patelhw/intc: Upgrade the SiFive CLINT implementation to...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-20 Anup Patelhw/intc: Rename sifive_clint sources to riscv_aclint...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-20 Alistair Francissifive_u: Connect the SiFive PWM device
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
...29a56f5ca60b0b27852a4d.1631159656.git.alistair.francis@wdc.com
 commit | commitdiff | tree
2021-09-20 Alistair Francishw/timer: Add SiFive PWM support
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
...a6ad311ab892ac69134d8b.1631159656.git.alistair.francis@wdc.com
 commit | commitdiff | tree
2021-09-20 Alistair Francishw/intc: ibex_timer: Convert the timer to use RISC...
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
...e69a2f7ac480cc0c070db3.1630301632.git.alistair.francis@wdc.com
 commit | commitdiff | tree
2021-09-20 Alistair Francishw/intc: sifive_plic: Convert the PLIC to use RISC...
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
...45c0fa1ecf650328840ad5.1630301632.git.alistair.francis@wdc.com
 commit | commitdiff | tree
2021-09-20 Alistair Francishw/intc: ibex_plic: Convert the PLIC to use RISC-V...
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
...5f0c37ab35b253371027a8.1630301632.git.alistair.francis@wdc.com
 commit | commitdiff | tree
2021-09-20 Alistair Francishw/intc: sifive_clint: Use RISC-V CPU GPIO lines
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
...c7ddad84c146de62a56736.1630301632.git.alistair.francis@wdc.com
 commit | commitdiff | tree
2021-09-20 Alistair Francistarget/riscv: Expose interrupt pending bits as GPIO...
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
...5a44e73f6442b11c703c53.1630301632.git.alistair.francis@wdc.com
 commit | commitdiff | tree
2021-09-20 LIU Zhiweitarget/riscv: Fix satp write
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-20 Alistair Francistarget/riscv: Update the ePMP CSR address
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
...0e63d113885c98586053f3.1630543194.git.alistair.francis@wdc.com
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Use {get,dest}_gpr for RVV
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Tidy trans_rvh.c.inc
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Use {get,dest}_gpr for RVD
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Use {get,dest}_gpr for RVF
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Use gen_shift_imm_fn for slli_uw
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Use {get,dest}_gpr for RVA
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Reorg csr instructions
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Fix hgeie, hgeip
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Fix rmw_sip, rmw_vsip, rmw_hsip vs write...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Use {get, dest}_gpr for integer load...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Use get_gpr in branches
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Use extracts for sraiw and srliw
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Use DisasExtend in shift operations
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Add DisasExtend to gen_unary
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Move gen_* helpers for RVB
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Move gen_* helpers for RVM
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Use gen_arith for mulh and mulhu
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Remove gen_arith_div*
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Add DisasExtend to gen_arith*
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Introduce DisasExtend and new helpers
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Add DisasContext to gen_get_gpr, gen_set_gpr
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Clean up division helpers
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontests/tcg/riscv64: Add test for division
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Richard Hendersontarget/riscv: Use tcg_constant_*
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Joe Komlodihw/registerfields: Use 64-bit bitfield for FIELD_DP64
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Joe Komlodihw/core/register: Add more 64-bit utilities
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 David Hoppenbrouwershw/intc/sifive_clint: Fix muldiv64 overflow in sifive_clint_...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Peter Maydellhw/riscv/virt.c: Assemble plic_hart_config string with...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 LIU Zhiweitarget/riscv: Add User CSRs read-only check
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 LIU Zhiweitarget/riscv: Don't wrongly override isa version
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Bin Mengtarget/riscv: Correct a comment in riscv_csrrw()
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Bin Menghw/riscv: virt: Move flash node to root
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-09-01 Vijai Kumar Khw/char: Add config for shakti uart
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-07-14 Alistair Francishw/riscv/boot: Check the error of fdt_pack()
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
...9f76094e4bc5296e0643b9.1626303527.git.alistair.francis@wdc.com
 commit | commitdiff | tree
2021-07-14 Alistair Francishw/riscv: opentitan: Add the flash alias
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
...877b8ea4d6dcfce60db5e9.1625801868.git.alistair.francis@wdc.com
 commit | commitdiff | tree
2021-07-14 Alistair Francishw/riscv: opentitan: Add the unimplement rv_core_ibex_peri
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
...6a32fd79b70fecfb54ff82.1625801868.git.alistair.francis@wdc.com
 commit | commitdiff | tree
2021-07-14 Alistair Francischar: ibex_uart: Update the register layout
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
...a862c8a5092f8a9e3f9928.1625801868.git.alistair.francis@wdc.com
 commit | commitdiff | tree
2021-07-14 Bin Menghw/riscv: sifive_u: Make sure firmware info is 8-byte...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-07-14 Bin Menghw/riscv: sifive_u: Correct the CLINT timebase frequency
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-07-14 Bin Mengdocs/system: riscv: Update Microchip Icicle Kit for...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-07-14 Jose Martinstarget/riscv: hardwire bits in hideleg and hedeleg
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-07-14 Bin Mengdocs/system: riscv: Add documentation for virt machine
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-07-14 Bin Mengdocs/system: riscv: Fix CLINT name in the sifive_u doc
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2021-07-14 Bin Mengtarget/riscv: csr: Remove redundant check in fp csr...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
next
AR7 emulation for QEMU