hw/sd/sdhci: Yield if interrupt delivered during multiple transfer