target/mips: Introduce MXU registers