repo.or.cz
/
qemu
/
ar7.git
/
search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
first
·
prev
·
next
hw/riscv: sifive_u: Add reset functionality
2020-06-19
Bin Me
n
g
hw/riscv: sifive
_
u: Add reset functiona
l
ity
Signed-off-by: Bin Meng <
bin.meng@windriver.com
>
commit
|
commitdiff
|
tree
2020-06-19
Bin Meng
hw/ris
c
v
: si
f
i
v
e_gpi
o
:
Do not bli
n
dly trigger output
.
.
.
Signed-off-by: Bin Meng <
bin.meng@windriver.com
>
commit
|
commitdiff
|
tree
2020-06-19
Bin
Meng
hw/riscv: sifive_u: Hook a
GPIO con
t
r
oller
Signed-off-by: Bin Meng <
bin.meng@windriver.com
>
commit
|
commitdiff
|
tree
2020-06-19
Bin Meng
hw/riscv: sif
i
ve_gpio: A
d
d a n
e
w 'ng
p
io' prop
e
rty
Signed-off-by: Bin Meng <
bin.meng@windriver.com
>
commit
|
commitdiff
|
tree
2020-06-19
Bin
Meng
hw/ris
c
v: sifive_gpio: Clean u
p
the codes
Signed-off-by: Bin Meng <
bin.meng@windriver.com
>
commit
|
commitdiff
|
tree
2020-06-19
Bin Meng
h
w
/riscv:
sifiv
e
_u: Gener
a
te device tr
e
e node
for O
T
P
Signed-off-by: Bin Meng <
bin.meng@windriver.com
>
commit
|
commitdiff
|
tree
2020-06-19
B
in
Meng
h
w
/riscv: sifive_u: Sim
p
lify the
GEM
I
RQ connect
code
.
.
.
Signed-off-by: Bin Meng <
bin.meng@windriver.com
>
commit
|
commitdiff
|
tree
2020-06-19
B
i
n
Meng
h
w
/
riscv: opent
i
tan: Remove the riscv_ prefix o
f
the
.
.
.
Signed-off-by: Bin Meng <
bin.meng@windriver.com
>
commit
|
commitdiff
|
tree
2020-06-19
Bin M
e
ng
hw/riscv: sif
i
ve_e: Remove th
e
riscv_ prefix of the
.
.
.
Signed-off-by: Bin Meng <
bin.meng@windriver.com
>
commit
|
commitdiff
|
tree
2020-06-19
Bin Meng
riscv: Ke
e
p the CPU ini
t
routine na
m
es con
s
i
s
t
e
nt
Signed-off-by: Bin Meng <
bin.meng@windriver.com
>
commit
|
commitdiff
|
tree
2020-06-19
B
i
n
Meng
riscv: Gen
e
ralize CPU init rout
i
ne for the imac
u
C
P
U
Signed-off-by: Bin Meng <
bin.meng@windriver.com
>
commit
|
commitdiff
|
tree
2020-06-19
Bin Meng
riscv: Generalize CPU
init
rout
i
ne for the
g
cs
u
C
P
U
Signed-off-by: Bin Meng <
bin.meng@windriver.com
>
commit
|
commitdiff
|
tree
2020-06-19
Bin Men
g
ris
c
v:
G
eneralize CPU init routine for the base CPU
Signed-off-by: Bin Meng <
bin.meng@windriver.com
>
commit
|
commitdiff
|
tree
2020-06-03
Bin
M
e
ng
h
w
/riscv: virt: R
e
m
o
ve the riscv_ prefix
of the mac
h
in
e
.
.
.
Signed-off-by: Bin Meng <
bin.meng@windriver.com
>
commit
|
commitdiff
|
tree
2020-06-03
Bin Meng
hw/riscv: sifive_u: Rem
o
ve the
riscv_ prefix of t
h
e
.
.
.
Signed-off-by: Bin Meng <
bin.meng@windriver.com
>
commit
|
commitdiff
|
tree
2020-06-03
Bin
M
e
ng
riscv: Change the
default beha
v
io
r
if no -
b
ios option
.
.
.
Signed-off-by: Bin Meng <
bin.meng@windriver.com
>
commit
|
commitdiff
|
tree
2020-06-03
Bin
M
eng
riscv
:
Suppress th
e
error repo
r
t for QEMU
t
e
sting with
.
.
.
Signed-off-by: Bin Meng <
bin.meng@windriver.com
>
commit
|
commitdiff
|
tree