hw/dma: Implement a Xilinx CSU DMA model