Public Git Hosting - qemu/ar7.git/search

2020-07-02	LIU Zhiwei	target/riscv: vector widening saturating scaled multiply-add Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: vector single-width fractional multiply... Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: vector single-width averaging add and... Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: vector single-width saturating add and... Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: vector integer merge and move instructions Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: vector widening integer multiply-add... Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: vector single-width integer multiply... Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: vector widening integer multiply instructions Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: vector integer divide instructions Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: vector single-width integer multiply... Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: vector integer min/max instructions Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: vector integer comparison instructions Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: vector narrowing integer right shift... Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: vector single-width bit shift instructions Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: vector bitwise logical instructions Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: vector integer add-with-carry / subtract... Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: vector widening integer add and subtract Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: vector single-width integer add and subtract Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: add vector amo operations Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: add fault-only-first unit stride load Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: add vector index load and store instructions Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: add vector stride load and store instructions Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: add an internals.h header Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: add vector configure instruction Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: support vector extension csr Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: implementation-defined constant parameters Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-07-02	LIU Zhiwei	target/riscv: add vector extension field in CPURISCVState Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree
2020-04-29	LIU Zhiwei	linux-user/riscv: fix up struct target_ucontext definition Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>	commit \| commitdiff \| tree

AR7 emulation for QEMU

RSS Atom