target/riscv: Move the hfence instructions to the rvh decode
commitb8429ded723ec52568e05f6a24ed78c93224687c
authorAlistair Francis <alistair.francis@wdc.com>
Fri, 3 Apr 2020 21:05:01 +0000 (3 14:05 -0700)
committerAlistair Francis <alistair.francis@wdc.com>
Fri, 19 Jun 2020 15:24:07 +0000 (19 08:24 -0700)
treecbb8c8aed41e4ea73000e8e04123059855697586
parent88914473e748db20d8e18b9735f647a683319fa6
target/riscv: Move the hfence instructions to the rvh decode

Also correct the name of the VVMA instruction.

Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
target/riscv/insn32.decode
target/riscv/insn_trans/trans_privileged.inc.c
target/riscv/insn_trans/trans_rvh.inc.c [new file with mode: 0644]
target/riscv/translate.c