soc/intel/cannonlake: Add ramstage uart debug support