Add more signals to main.plt to try to debug why A1 goes i->0 not when clk_a is rising.
treee4015071cc14a6bf477b5f5e66ba05ff32e710af
-rw-r--r-- 32 .gitignore
-rwxr-xr-x 280576 Spring 2008 Schedule.mpp
drwxr-xr-x - asm
drwxr-xr-x - bb
drwxr-xr-x - circuits
drwxr-xr-x - digital_simulator
drwxr-xr-x - tools