9 WIRE -336 176 -448 176
\r
10 WIRE -128 176 -128 48
\r
11 WIRE -128 176 -176 176
\r
12 WIRE -32 176 -128 176
\r
14 WIRE 416 176 320 176
\r
15 WIRE -688 208 -688 48
\r
16 WIRE -592 208 -688 208
\r
17 WIRE -336 224 -416 224
\r
18 WIRE -592 240 -704 240
\r
19 WIRE -448 240 -448 176
\r
20 WIRE -448 240 -480 240
\r
21 WIRE -416 304 -416 224
\r
23 WIRE -416 336 -416 304
\r
26 WIRE 496 368 352 368
\r
27 WIRE -544 400 -544 320
\r
29 WIRE -416 464 -416 416
\r
30 WIRE -544 480 -544 400
\r
31 WIRE -544 592 -544 560
\r
33 WIRE -144 624 -240 624
\r
35 WIRE -144 656 -240 656
\r
37 WIRE -224 768 -240 768
\r
38 WIRE -144 768 -176 768
\r
40 FLAG -32 176 ADDRESS
\r
42 FLAG -768 -48 $G_Vdd
\r
43 FLAG 416 80 I0_opcode
\r
47 FLAG -544 48 ADDR_PLUS_1
\r
48 FLAG -704 240 $G_Vss
\r
50 FLAG -544 400 CTRL_PC
\r
60 FLAG -240 768 IS_LWI
\r
62 SYMBOL tpower -768 -16 R0
\r
64 SYMBOL tcycle_up -400 48 M0
\r
66 SYMBOL voltage -416 320 R0
\r
67 WINDOW 123 0 0 Left 0
\r
68 WINDOW 39 0 0 Left 0
\r
69 SYMATTR InstName CLK_FETCH
\r
70 SYMATTR Value PULSE(-5 5 0n 1n 1n 10u 20u)
\r
71 SYMBOL dtflop-et-ms -256 128 R0
\r
72 SYMATTR InstName PROGRAM_COUNTER
\r
73 SYMBOL mux3-1 -528 208 R0
\r
75 SYMBOL voltage -544 464 R0
\r
76 WINDOW 123 0 0 Left 0
\r
77 WINDOW 39 0 0 Left 0
\r
79 SYMATTR Value PWL(0 0 14n 0 15n -5)
\r
80 SYMBOL swrom-fast 112 80 R0
\r
82 SYMBOL decoder3-1 256 320 M0
\r
84 SYMBOL trit_reg3 -64 544 R0
\r
85 SYMATTR InstName REGISTER_A
\r
86 SYMBOL sti -208 768 R0
\r
88 TEXT -200 336 Left 0 !.tran 40u
\r
89 TEXT -864 208 Left 0 ;Reset address
\r
90 TEXT -416 704 Left 0 ;Trigger on falling edge
\r
91 TEXT 64 240 Left 0 !.include ../asm/guess.sp
\r
92 TEXT -368 368 Left 0 ;NEED MULTI-PHASE CLOCKS!\nFetch, decode, execute
\r