6 full_library_folder: "c:\program files\freepcb\lib"
\r
7 CAM_folder: "Z:\trinary\code\bb\CAM-dtflop-ms2"
\r
8 ses_file_path: "Z:\trinary\code\bb\dtflop-ms2_test.ses"
\r
9 SMT_connect_copper: "0"
\r
11 dsn_bounds_poly: "0"
\r
12 dsn_signals_poly: "0"
\r
13 autosave_interval: 0
\r
14 netlist_import_flags: 451
\r
17 visible_grid_spacing: 25400000.000000
\r
18 visible_grid_item: 100MIL
\r
19 visible_grid_item: 125MIL
\r
20 visible_grid_item: 200MIL
\r
21 visible_grid_item: 250MIL
\r
22 visible_grid_item: 400MIL
\r
23 visible_grid_item: 500MIL
\r
24 visible_grid_item: 1000MIL
\r
25 visible_grid_item: 1MM
\r
26 visible_grid_item: 2MM
\r
27 visible_grid_item: 2.5MM
\r
28 visible_grid_item: 4MM
\r
29 visible_grid_item: 5MM
\r
30 visible_grid_item: 10MM
\r
31 visible_grid_item: 20MM
\r
32 visible_grid_item: 25MM
\r
33 visible_grid_item: 40MM
\r
34 visible_grid_item: 50MM
\r
35 visible_grid_item: 100MM
\r
37 placement_grid_spacing: 254000.000000
\r
38 placement_grid_item: 10MIL
\r
39 placement_grid_item: 20MIL
\r
40 placement_grid_item: 25MIL
\r
41 placement_grid_item: 40MIL
\r
42 placement_grid_item: 50MIL
\r
43 placement_grid_item: 100MIL
\r
44 placement_grid_item: 200MIL
\r
45 placement_grid_item: 250MIL
\r
46 placement_grid_item: 400MIL
\r
47 placement_grid_item: 500MIL
\r
48 placement_grid_item: 1000MIL
\r
49 placement_grid_item: 0.1MM
\r
50 placement_grid_item: 0.2MM
\r
51 placement_grid_item: 0.25MM
\r
52 placement_grid_item: 0.4MM
\r
53 placement_grid_item: 0.5MM
\r
54 placement_grid_item: 1MM
\r
55 placement_grid_item: 2MM
\r
56 placement_grid_item: 2.5MM
\r
57 placement_grid_item: 4MM
\r
58 placement_grid_item: 5MM
\r
59 placement_grid_item: 10MM
\r
61 routing_grid_spacing: 635000.000000
\r
62 routing_grid_item: 1MIL
\r
63 routing_grid_item: 2MIL
\r
64 routing_grid_item: 2.5MIL
\r
65 routing_grid_item: 3.33330709MIL
\r
66 routing_grid_item: 4MIL
\r
67 routing_grid_item: 5MIL
\r
68 routing_grid_item: 6.66641732MIL
\r
69 routing_grid_item: 10MIL
\r
70 routing_grid_item: 12.5MIL
\r
71 routing_grid_item: 16.66641732MIL
\r
72 routing_grid_item: 20MIL
\r
73 routing_grid_item: 25MIL
\r
74 routing_grid_item: 40MIL
\r
75 routing_grid_item: 50MIL
\r
76 routing_grid_item: 0.01MM
\r
77 routing_grid_item: 0.02MM
\r
78 routing_grid_item: 0.04MM
\r
79 routing_grid_item: 0.05MM
\r
80 routing_grid_item: 0.1MM
\r
81 routing_grid_item: 0.2MM
\r
82 routing_grid_item: 0.25MM
\r
83 routing_grid_item: 0.4MM
\r
84 routing_grid_item: 0.5MM
\r
85 routing_grid_item: 1MM
\r
86 routing_grid_item: 2MM
\r
87 routing_grid_item: 2.5MM
\r
88 routing_grid_item: 4MM
\r
89 routing_grid_item: 5MM
\r
90 routing_grid_item: 10MM
\r
94 fp_visible_grid_spacing: 5080000.000000
\r
95 fp_visible_grid_item: 100MIL
\r
96 fp_visible_grid_item: 125MIL
\r
97 fp_visible_grid_item: 200MIL
\r
98 fp_visible_grid_item: 250MIL
\r
99 fp_visible_grid_item: 400MIL
\r
100 fp_visible_grid_item: 500MIL
\r
101 fp_visible_grid_item: 1000MIL
\r
102 fp_visible_grid_item: 1MM
\r
103 fp_visible_grid_item: 2MM
\r
104 fp_visible_grid_item: 2.5MM
\r
105 fp_visible_grid_item: 4MM
\r
106 fp_visible_grid_item: 5MM
\r
107 fp_visible_grid_item: 10MM
\r
108 fp_visible_grid_item: 20MM
\r
109 fp_visible_grid_item: 25MM
\r
110 fp_visible_grid_item: 40MM
\r
111 fp_visible_grid_item: 50MM
\r
112 fp_visible_grid_item: 100MM
\r
114 fp_placement_grid_spacing: 2540000.000000
\r
115 fp_placement_grid_item: 10MIL
\r
116 fp_placement_grid_item: 20MIL
\r
117 fp_placement_grid_item: 25MIL
\r
118 fp_placement_grid_item: 40MIL
\r
119 fp_placement_grid_item: 50MIL
\r
120 fp_placement_grid_item: 100MIL
\r
121 fp_placement_grid_item: 200MIL
\r
122 fp_placement_grid_item: 250MIL
\r
123 fp_placement_grid_item: 400MIL
\r
124 fp_placement_grid_item: 500MIL
\r
125 fp_placement_grid_item: 1000MIL
\r
126 fp_placement_grid_item: 0.1MM
\r
127 fp_placement_grid_item: 0.2MM
\r
128 fp_placement_grid_item: 0.25MM
\r
129 fp_placement_grid_item: 0.4MM
\r
130 fp_placement_grid_item: 0.5MM
\r
131 fp_placement_grid_item: 1MM
\r
132 fp_placement_grid_item: 2MM
\r
133 fp_placement_grid_item: 2.5MM
\r
134 fp_placement_grid_item: 4MM
\r
135 fp_placement_grid_item: 5MM
\r
136 fp_placement_grid_item: 10MM
\r
140 fill_clearance: 254000
\r
141 mask_clearance: 203200
\r
142 thermal_width: 254000
\r
143 min_silkscreen_width: 127000
\r
144 board_outline_width: 127000
\r
145 hole_clearance: 381000
\r
146 pilot_diameter: 254000
\r
147 annular_ring_for_pins: 177800
\r
148 annular_ring_for_vias: 127000
\r
149 shrink_paste_mask: 0
\r
151 cam_layers: 7340093
\r
160 drc_check_unrouted: 1
\r
161 drc_trace_width: 254000
\r
162 drc_pad_pad: 254000
\r
163 drc_pad_trace: 254000
\r
164 drc_trace_trace: 254000
\r
165 drc_hole_copper: 381000
\r
166 drc_annular_ring_pins: 177800
\r
167 drc_annular_ring_vias: 127000
\r
168 drc_board_edge_copper: 635000
\r
169 drc_board_edge_hole: 635000
\r
170 drc_hole_hole: 635000
\r
171 drc_copper_copper: 254000
\r
173 default_trace_width: 254000
\r
174 default_via_pad_width: 711200
\r
175 default_via_hole_width: 355600
\r
177 width_menu_item: 1 152400 711200 355600
\r
178 width_menu_item: 2 203200 711200 355600
\r
179 width_menu_item: 3 254000 711200 355600
\r
180 width_menu_item: 4 304800 711200 355600
\r
181 width_menu_item: 5 381000 711200 355600
\r
182 width_menu_item: 6 508000 711200 355600
\r
183 width_menu_item: 7 635000 711200 355600
\r
186 layer_info: "selection" 0 255 255 255 1
\r
187 layer_info: "background" 1 0 0 0 1
\r
188 layer_info: "visible grid" 2 255 255 255 1
\r
189 layer_info: "highlight" 3 255 255 255 1
\r
190 layer_info: "DRC error" 4 255 128 64 1
\r
191 layer_info: "board outline" 5 0 0 255 1
\r
192 layer_info: "rat line" 6 255 0 255 1
\r
193 layer_info: "top silk" 7 255 255 0 1
\r
194 layer_info: "bottom silk" 8 255 192 192 1
\r
195 layer_info: "top sm cutout" 9 160 160 160 1
\r
196 layer_info: "bot sm cutout" 10 95 95 95 1
\r
197 layer_info: "thru pad" 11 0 0 255 1
\r
198 layer_info: "top copper" 12 0 255 0 1
\r
199 layer_info: "bottom copper" 13 255 0 0 1
\r
205 source: "PRINTED CIRCUIT DESIGN METHODS PAGE 411"
\r
207 sel_rect: -33 -33 333 133
\r
208 ref_text: 50 150 160 0 7
\r
212 top_pad: 2 50 25 25 0
\r
213 inner_pad: 1 50 25 25 0
\r
214 bottom_pad: 2 50 25 25 0
\r
215 pin: "2" 28 0 100 0
\r
216 top_pad: 1 50 25 25 0
\r
217 inner_pad: 1 50 25 25 0
\r
218 bottom_pad: 1 50 25 25 0
\r
219 pin: "3" 28 100 0 0
\r
220 top_pad: 1 50 25 25 0
\r
221 inner_pad: 1 50 25 25 0
\r
222 bottom_pad: 1 50 25 25 0
\r
223 pin: "4" 28 100 100 0
\r
224 top_pad: 1 50 25 25 0
\r
225 inner_pad: 1 50 25 25 0
\r
226 bottom_pad: 1 50 25 25 0
\r
227 pin: "5" 28 200 0 0
\r
228 top_pad: 1 50 25 25 0
\r
229 inner_pad: 1 50 25 25 0
\r
230 bottom_pad: 1 50 25 25 0
\r
231 pin: "6" 28 200 100 0
\r
232 top_pad: 1 50 25 25 0
\r
233 inner_pad: 1 50 25 25 0
\r
234 bottom_pad: 1 50 25 25 0
\r
235 pin: "7" 28 300 0 0
\r
236 top_pad: 1 50 25 25 0
\r
237 inner_pad: 1 50 25 25 0
\r
238 bottom_pad: 1 50 25 25 0
\r
239 pin: "8" 28 300 100 0
\r
240 top_pad: 1 50 25 25 0
\r
241 inner_pad: 1 50 25 25 0
\r
242 bottom_pad: 1 50 25 25 0
\r
246 source: "DIGIKEY CATALOG NO. 941, PAGE 64"
\r
248 sel_rect: -58 -35 658 335
\r
249 ref_text: 50 -100 150 270 7
\r
250 centroid: 0 300 150
\r
251 outline_polyline: 7 -50 50
\r
252 next_corner: 650 50 0
\r
253 next_corner: 650 250 0
\r
254 next_corner: -50 250 0
\r
256 outline_polyline: 7 -50 100
\r
257 next_corner: 0 100 0
\r
258 next_corner: 0 200 0
\r
259 next_corner: -50 200 0
\r
263 top_pad: 2 55 27 27 0
\r
264 inner_pad: 1 55 27 27 0
\r
265 bottom_pad: 2 55 27 27 0
\r
266 pin: "2" 28 100 0 0
\r
267 top_pad: 1 55 27 27 0
\r
268 inner_pad: 1 55 27 27 0
\r
269 bottom_pad: 1 55 27 27 0
\r
270 pin: "3" 28 200 0 0
\r
271 top_pad: 1 55 27 27 0
\r
272 inner_pad: 1 55 27 27 0
\r
273 bottom_pad: 1 55 27 27 0
\r
274 pin: "4" 28 300 0 0
\r
275 top_pad: 1 55 27 27 0
\r
276 inner_pad: 1 55 27 27 0
\r
277 bottom_pad: 1 55 27 27 0
\r
278 pin: "5" 28 400 0 0
\r
279 top_pad: 1 55 27 27 0
\r
280 inner_pad: 1 55 27 27 0
\r
281 bottom_pad: 1 55 27 27 0
\r
282 pin: "6" 28 500 0 0
\r
283 top_pad: 1 55 27 27 0
\r
284 inner_pad: 1 55 27 27 0
\r
285 bottom_pad: 1 55 27 27 0
\r
286 pin: "7" 28 600 0 0
\r
287 top_pad: 1 55 27 27 0
\r
288 inner_pad: 1 55 27 27 0
\r
289 bottom_pad: 1 55 27 27 0
\r
290 pin: "8" 28 600 300 0
\r
291 top_pad: 1 55 27 27 0
\r
292 inner_pad: 1 55 27 27 0
\r
293 bottom_pad: 1 55 27 27 0
\r
294 pin: "9" 28 500 300 0
\r
295 top_pad: 1 55 27 27 0
\r
296 inner_pad: 1 55 27 27 0
\r
297 bottom_pad: 1 55 27 27 0
\r
298 pin: "10" 28 400 300 0
\r
299 top_pad: 1 55 27 27 0
\r
300 inner_pad: 1 55 27 27 0
\r
301 bottom_pad: 1 55 27 27 0
\r
302 pin: "11" 28 300 300 0
\r
303 top_pad: 1 55 27 27 0
\r
304 inner_pad: 1 55 27 27 0
\r
305 bottom_pad: 1 55 27 27 0
\r
306 pin: "12" 28 200 300 0
\r
307 top_pad: 1 55 27 27 0
\r
308 inner_pad: 1 55 27 27 0
\r
309 bottom_pad: 1 55 27 27 0
\r
310 pin: "13" 28 100 300 0
\r
311 top_pad: 1 55 27 27 0
\r
312 inner_pad: 1 55 27 27 0
\r
313 bottom_pad: 1 55 27 27 0
\r
314 pin: "14" 28 0 300 0
\r
315 top_pad: 1 55 27 27 0
\r
316 inner_pad: 1 55 27 27 0
\r
317 bottom_pad: 1 55 27 27 0
\r
321 source: "DIGITAL PRINTED CIRCUIT DESIGN & DRAFTING, PAGE 408"
\r
323 sel_rect: -45 -57 545 57
\r
324 ref_text: 50 250 99 0 7
\r
326 outline_polyline: 7 109 49
\r
327 next_corner: 391 49 0
\r
328 next_corner: 391 -49 0
\r
329 next_corner: 109 -49 0
\r
333 top_pad: 1 75 37 37 0
\r
334 inner_pad: 1 75 37 37 0
\r
335 bottom_pad: 1 75 37 37 0
\r
336 pin: "2" 35 500 0 0
\r
337 top_pad: 1 75 37 37 0
\r
338 inner_pad: 1 75 37 37 0
\r
339 bottom_pad: 1 75 37 37 0
\r
341 name: "18X2HDR-100"
\r
343 source: "PRINTED CIRCUIT DESIGN METHODS PAGE 411"
\r
345 sel_rect: -33 -33 1733 133
\r
346 ref_text: 50 850 160 0 7
\r
350 top_pad: 2 50 25 25 0
\r
351 inner_pad: 1 50 25 25 0
\r
352 bottom_pad: 2 50 25 25 0
\r
353 pin: "2" 28 0 100 0
\r
354 top_pad: 1 50 25 25 0
\r
355 inner_pad: 1 50 25 25 0
\r
356 bottom_pad: 1 50 25 25 0
\r
357 pin: "3" 28 100 0 0
\r
358 top_pad: 1 50 25 25 0
\r
359 inner_pad: 1 50 25 25 0
\r
360 bottom_pad: 1 50 25 25 0
\r
361 pin: "4" 28 100 100 0
\r
362 top_pad: 1 50 25 25 0
\r
363 inner_pad: 1 50 25 25 0
\r
364 bottom_pad: 1 50 25 25 0
\r
365 pin: "5" 28 200 0 0
\r
366 top_pad: 1 50 25 25 0
\r
367 inner_pad: 1 50 25 25 0
\r
368 bottom_pad: 1 50 25 25 0
\r
369 pin: "6" 28 200 100 0
\r
370 top_pad: 1 50 25 25 0
\r
371 inner_pad: 1 50 25 25 0
\r
372 bottom_pad: 1 50 25 25 0
\r
373 pin: "7" 28 300 0 0
\r
374 top_pad: 1 50 25 25 0
\r
375 inner_pad: 1 50 25 25 0
\r
376 bottom_pad: 1 50 25 25 0
\r
377 pin: "8" 28 300 100 0
\r
378 top_pad: 1 50 25 25 0
\r
379 inner_pad: 1 50 25 25 0
\r
380 bottom_pad: 1 50 25 25 0
\r
381 pin: "9" 28 400 0 0
\r
382 top_pad: 1 50 25 25 0
\r
383 inner_pad: 1 50 25 25 0
\r
384 bottom_pad: 1 50 25 25 0
\r
385 pin: "10" 28 400 100 0
\r
386 top_pad: 1 50 25 25 0
\r
387 inner_pad: 1 50 25 25 0
\r
388 bottom_pad: 1 50 25 25 0
\r
389 pin: "11" 28 500 0 0
\r
390 top_pad: 1 50 25 25 0
\r
391 inner_pad: 1 50 25 25 0
\r
392 bottom_pad: 1 50 25 25 0
\r
393 pin: "12" 28 500 100 0
\r
394 top_pad: 1 50 25 25 0
\r
395 inner_pad: 1 50 25 25 0
\r
396 bottom_pad: 1 50 25 25 0
\r
397 pin: "13" 28 600 0 0
\r
398 top_pad: 1 50 25 25 0
\r
399 inner_pad: 1 50 25 25 0
\r
400 bottom_pad: 1 50 25 25 0
\r
401 pin: "14" 28 600 100 0
\r
402 top_pad: 1 50 25 25 0
\r
403 inner_pad: 1 50 25 25 0
\r
404 bottom_pad: 1 50 25 25 0
\r
405 pin: "15" 28 700 0 0
\r
406 top_pad: 1 50 25 25 0
\r
407 inner_pad: 1 50 25 25 0
\r
408 bottom_pad: 1 50 25 25 0
\r
409 pin: "16" 28 700 100 0
\r
410 top_pad: 1 50 25 25 0
\r
411 inner_pad: 1 50 25 25 0
\r
412 bottom_pad: 1 50 25 25 0
\r
413 pin: "17" 28 800 0 0
\r
414 top_pad: 1 50 25 25 0
\r
415 inner_pad: 1 50 25 25 0
\r
416 bottom_pad: 1 50 25 25 0
\r
417 pin: "18" 28 800 100 0
\r
418 top_pad: 1 50 25 25 0
\r
419 inner_pad: 1 50 25 25 0
\r
420 bottom_pad: 1 50 25 25 0
\r
421 pin: "19" 28 900 0 0
\r
422 top_pad: 1 50 25 25 0
\r
423 inner_pad: 1 50 25 25 0
\r
424 bottom_pad: 1 50 25 25 0
\r
425 pin: "20" 28 900 100 0
\r
426 top_pad: 1 50 25 25 0
\r
427 inner_pad: 1 50 25 25 0
\r
428 bottom_pad: 1 50 25 25 0
\r
429 pin: "21" 28 1000 0 0
\r
430 top_pad: 1 50 25 25 0
\r
431 inner_pad: 1 50 25 25 0
\r
432 bottom_pad: 1 50 25 25 0
\r
433 pin: "22" 28 1000 100 0
\r
434 top_pad: 1 50 25 25 0
\r
435 inner_pad: 1 50 25 25 0
\r
436 bottom_pad: 1 50 25 25 0
\r
437 pin: "23" 28 1100 0 0
\r
438 top_pad: 1 50 25 25 0
\r
439 inner_pad: 1 50 25 25 0
\r
440 bottom_pad: 1 50 25 25 0
\r
441 pin: "24" 28 1100 100 0
\r
442 top_pad: 1 50 25 25 0
\r
443 inner_pad: 1 50 25 25 0
\r
444 bottom_pad: 1 50 25 25 0
\r
445 pin: "25" 28 1200 0 0
\r
446 top_pad: 1 50 25 25 0
\r
447 inner_pad: 1 50 25 25 0
\r
448 bottom_pad: 1 50 25 25 0
\r
449 pin: "26" 28 1200 100 0
\r
450 top_pad: 1 50 25 25 0
\r
451 inner_pad: 1 50 25 25 0
\r
452 bottom_pad: 1 50 25 25 0
\r
453 pin: "27" 28 1300 0 0
\r
454 top_pad: 1 50 25 25 0
\r
455 inner_pad: 1 50 25 25 0
\r
456 bottom_pad: 1 50 25 25 0
\r
457 pin: "28" 28 1300 100 0
\r
458 top_pad: 1 50 25 25 0
\r
459 inner_pad: 1 50 25 25 0
\r
460 bottom_pad: 1 50 25 25 0
\r
461 pin: "29" 28 1400 0 0
\r
462 top_pad: 1 50 25 25 0
\r
463 inner_pad: 1 50 25 25 0
\r
464 bottom_pad: 1 50 25 25 0
\r
465 pin: "30" 28 1400 100 0
\r
466 top_pad: 1 50 25 25 0
\r
467 inner_pad: 1 50 25 25 0
\r
468 bottom_pad: 1 50 25 25 0
\r
469 pin: "31" 28 1500 0 0
\r
470 top_pad: 1 50 25 25 0
\r
471 inner_pad: 1 50 25 25 0
\r
472 bottom_pad: 1 50 25 25 0
\r
473 pin: "32" 28 1500 100 0
\r
474 top_pad: 1 50 25 25 0
\r
475 inner_pad: 1 50 25 25 0
\r
476 bottom_pad: 1 50 25 25 0
\r
477 pin: "33" 28 1600 0 0
\r
478 top_pad: 1 50 25 25 0
\r
479 inner_pad: 1 50 25 25 0
\r
480 bottom_pad: 1 50 25 25 0
\r
481 pin: "34" 28 1600 100 0
\r
482 top_pad: 1 50 25 25 0
\r
483 inner_pad: 1 50 25 25 0
\r
484 bottom_pad: 1 50 25 25 0
\r
485 pin: "35" 28 1700 0 0
\r
486 top_pad: 1 50 25 25 0
\r
487 inner_pad: 1 50 25 25 0
\r
488 bottom_pad: 1 50 25 25 0
\r
489 pin: "36" 28 1700 100 0
\r
490 top_pad: 1 50 25 25 0
\r
491 inner_pad: 1 50 25 25 0
\r
492 bottom_pad: 1 50 25 25 0
\r
496 source: "PRINTED CIRCUIT DESIGN METHODS PAGE 411"
\r
498 sel_rect: -33 -33 533 133
\r
499 ref_text: 50 250 160 0 7
\r
503 top_pad: 2 50 25 25 0
\r
504 inner_pad: 1 50 25 25 0
\r
505 bottom_pad: 2 50 25 25 0
\r
506 pin: "2" 28 0 100 0
\r
507 top_pad: 1 50 25 25 0
\r
508 inner_pad: 1 50 25 25 0
\r
509 bottom_pad: 1 50 25 25 0
\r
510 pin: "3" 28 100 0 0
\r
511 top_pad: 1 50 25 25 0
\r
512 inner_pad: 1 50 25 25 0
\r
513 bottom_pad: 1 50 25 25 0
\r
514 pin: "4" 28 100 100 0
\r
515 top_pad: 1 50 25 25 0
\r
516 inner_pad: 1 50 25 25 0
\r
517 bottom_pad: 1 50 25 25 0
\r
518 pin: "5" 28 200 0 0
\r
519 top_pad: 1 50 25 25 0
\r
520 inner_pad: 1 50 25 25 0
\r
521 bottom_pad: 1 50 25 25 0
\r
522 pin: "6" 28 200 100 0
\r
523 top_pad: 1 50 25 25 0
\r
524 inner_pad: 1 50 25 25 0
\r
525 bottom_pad: 1 50 25 25 0
\r
526 pin: "7" 28 300 0 0
\r
527 top_pad: 1 50 25 25 0
\r
528 inner_pad: 1 50 25 25 0
\r
529 bottom_pad: 1 50 25 25 0
\r
530 pin: "8" 28 300 100 0
\r
531 top_pad: 1 50 25 25 0
\r
532 inner_pad: 1 50 25 25 0
\r
533 bottom_pad: 1 50 25 25 0
\r
534 pin: "9" 28 400 0 0
\r
535 top_pad: 1 50 25 25 0
\r
536 inner_pad: 1 50 25 25 0
\r
537 bottom_pad: 1 50 25 25 0
\r
538 pin: "10" 28 400 100 0
\r
539 top_pad: 1 50 25 25 0
\r
540 inner_pad: 1 50 25 25 0
\r
541 bottom_pad: 1 50 25 25 0
\r
542 pin: "11" 28 500 0 0
\r
543 top_pad: 1 50 25 25 0
\r
544 inner_pad: 1 50 25 25 0
\r
545 bottom_pad: 1 50 25 25 0
\r
546 pin: "12" 28 500 100 0
\r
547 top_pad: 1 50 25 25 0
\r
548 inner_pad: 1 50 25 25 0
\r
549 bottom_pad: 1 50 25 25 0
\r
554 corner: 1 -558800000 533400000 0
\r
555 corner: 2 -558800000 535940000 0
\r
556 corner: 3 -355600000 535940000 0
\r
557 corner: 4 -355600000 375920000 0
\r
558 corner: 5 -558800000 375920000 0
\r
560 [solder_mask_cutouts]
\r
565 part: IC_0_CD4007_1
\r
566 ref_text: 1270000 177800 270 -2540000 -1270000
\r
567 package: "14DIP300"
\r
569 pos: -555625000 529590000 0 90 0
\r
571 part: IC_6_CD4007_1
\r
572 ref_text: 1270000 177800 270 -2540000 -3810000
\r
573 package: "14DIP300"
\r
575 pos: -489585000 478790000 0 90 0
\r
577 part: IC_5_CD4007_1
\r
578 ref_text: 1270000 177800 270 -2540000 -6350000
\r
579 package: "14DIP300"
\r
581 pos: -467995000 478790000 0 90 0
\r
583 part: IC_1_CD4007_1
\r
584 ref_text: 1270000 177800 270 -2540000 -3810000
\r
585 package: "14DIP300"
\r
587 pos: -534035000 529590000 0 90 0
\r
589 part: IC_2_CD4007_1
\r
590 ref_text: 1270000 177800 270 -2540000 -3810000
\r
591 package: "14DIP300"
\r
593 pos: -513715000 529590000 0 90 0
\r
595 part: IC_3_CD4007_1
\r
596 ref_text: 1270000 177800 270 -2540000 -3810000
\r
597 package: "14DIP300"
\r
599 pos: -490855000 529590000 0 90 0
\r
601 part: IC_4_CD4007_1
\r
602 ref_text: 1270000 177800 270 -2540000 -6350000
\r
603 package: "14DIP300"
\r
605 pos: -467995000 529590000 0 90 0
\r
607 part: IC_8_CD4007_1
\r
608 ref_text: 1270000 177800 270 -2540000 -3810000
\r
609 package: "14DIP300"
\r
611 pos: -534035000 478790000 0 90 0
\r
613 part: IC_7_CD4007_1
\r
614 ref_text: 1270000 177800 270 -2540000 -3810000
\r
615 package: "14DIP300"
\r
617 pos: -512445000 478790000 0 90 0
\r
619 part: X_IC_9_CD4007_1
\r
620 ref_text: 1270000 177800 270 -2540000 -1270000
\r
621 package: "14DIP300"
\r
623 pos: -555625000 478790000 0 90 0
\r
626 ref_text: 1270000 177800 0 6350000 2514600
\r
629 pos: -542925000 504190000 0 180 0
\r
632 ref_text: 1270000 177800 0 6350000 2514600
\r
635 pos: -507365000 488950000 0 180 0
\r
638 ref_text: 1270000 177800 0 6350000 2514600
\r
641 pos: -473075000 488950000 0 180 0
\r
644 ref_text: 1270000 177800 0 6350000 2514600
\r
647 pos: -537845000 496570000 0 180 0
\r
650 ref_text: 1270000 177800 0 6350000 2514600
\r
653 pos: -478155000 496570000 0 180 0
\r
656 ref_text: 1270000 177800 0 6350000 2514600
\r
659 pos: -475615000 478790000 0 90 0
\r
662 ref_text: 1270000 177800 0 6350000 2514600
\r
665 pos: -540385000 529590000 0 90 0
\r
668 ref_text: 1270000 177800 0 6350000 2514600
\r
671 pos: -537845000 504190000 0 0 0
\r
674 ref_text: 1270000 177800 0 6350000 2514600
\r
677 pos: -508635000 504190000 0 180 0
\r
680 ref_text: 1270000 177800 0 6350000 2514600
\r
683 pos: -518795000 516890000 0 270 0
\r
686 ref_text: 1270000 177800 0 6350000 2514600
\r
689 pos: -497205000 529590000 0 90 0
\r
692 ref_text: 1270000 177800 0 6350000 2514600
\r
695 pos: -489585000 504190000 0 180 0
\r
698 ref_text: 1270000 177800 0 6350000 2514600
\r
701 pos: -473075000 504190000 0 180 0
\r
704 ref_text: 1270000 177800 0 6350000 2514600
\r
707 pos: -474345000 529590000 0 90 0
\r
710 ref_text: 1270000 177800 0 6350000 2514600
\r
713 pos: -537845000 488950000 0 0 0
\r
716 ref_text: 1270000 177800 0 6350000 2514600
\r
719 pos: -520065000 478790000 0 90 0
\r
722 ref_text: 1270000 177800 0 6350000 2514600
\r
725 pos: -512445000 496570000 0 0 0
\r
728 ref_text: 1270000 177800 0 6350000 2514600
\r
731 pos: -498475000 478790000 0 90 0
\r
734 ref_text: 1270000 177800 0 6350000 2514600
\r
737 pos: -503555000 488950000 0 0 0
\r
740 ref_text: 1270000 177800 0 6350000 2514600
\r
743 pos: -520065000 496570000 0 180 0
\r
746 ref_text: 1270000 177800 0 6350000 2514600
\r
749 pos: -555625000 488950000 0 0 0
\r
752 ref_text: 1270000 177800 0 6350000 2514600
\r
755 pos: -540385000 478790000 0 90 0
\r
758 ref_text: 1270000 177800 0 2540000 6604000
\r
760 shape: "4X2HDR-100"
\r
761 pos: -468630000 495300000 0 0 0
\r
763 part: IC_0_CD4007_2
\r
764 ref_text: 1270000 177800 270 -2540000 -1270000
\r
765 package: "14DIP300"
\r
767 pos: -555625000 453390000 0 90 0
\r
769 part: IC_6_CD4007_2
\r
770 ref_text: 1270000 177800 270 -2540000 -3810000
\r
771 package: "14DIP300"
\r
773 pos: -489585000 402590000 0 90 0
\r
775 part: IC_5_CD4007_2
\r
776 ref_text: 1270000 177800 270 -2540000 -6350000
\r
777 package: "14DIP300"
\r
779 pos: -467995000 402590000 0 90 0
\r
781 part: IC_1_CD4007_2
\r
782 ref_text: 1270000 177800 270 -2540000 -3810000
\r
783 package: "14DIP300"
\r
785 pos: -534035000 453390000 0 90 0
\r
787 part: IC_2_CD4007_2
\r
788 ref_text: 1270000 177800 270 -2540000 -3810000
\r
789 package: "14DIP300"
\r
791 pos: -513715000 453390000 0 90 0
\r
793 part: IC_3_CD4007_2
\r
794 ref_text: 1270000 177800 270 -2540000 -3810000
\r
795 package: "14DIP300"
\r
797 pos: -490855000 453390000 0 90 0
\r
799 part: IC_4_CD4007_2
\r
800 ref_text: 1270000 177800 270 -2540000 -6350000
\r
801 package: "14DIP300"
\r
803 pos: -467995000 453390000 0 90 0
\r
805 part: IC_8_CD4007_2
\r
806 ref_text: 1270000 177800 270 -2540000 -3810000
\r
807 package: "14DIP300"
\r
809 pos: -534035000 402590000 0 90 0
\r
811 part: IC_7_CD4007_2
\r
812 ref_text: 1270000 177800 270 -2540000 -3810000
\r
813 package: "14DIP300"
\r
815 pos: -512445000 402590000 0 90 0
\r
817 part: X_IC_9_CD4007_2
\r
818 ref_text: 1270000 177800 270 -2540000 -1270000
\r
819 package: "14DIP300"
\r
821 pos: -555625000 402590000 0 90 0
\r
824 ref_text: 1270000 177800 0 6350000 2514600
\r
827 pos: -542925000 427990000 0 180 0
\r
830 ref_text: 1270000 177800 0 6350000 2514600
\r
833 pos: -507365000 412750000 0 180 0
\r
836 ref_text: 1270000 177800 0 6350000 2514600
\r
839 pos: -473075000 412750000 0 180 0
\r
842 ref_text: 1270000 177800 0 6350000 2514600
\r
845 pos: -537845000 420370000 0 180 0
\r
848 ref_text: 1270000 177800 0 6350000 2514600
\r
851 pos: -478155000 420370000 0 180 0
\r
854 ref_text: 1270000 177800 0 6350000 2514600
\r
857 pos: -475615000 402590000 0 90 0
\r
860 ref_text: 1270000 177800 0 6350000 2514600
\r
863 pos: -540385000 453390000 0 90 0
\r
866 ref_text: 1270000 177800 0 6350000 2514600
\r
869 pos: -537845000 427990000 0 0 0
\r
872 ref_text: 1270000 177800 0 6350000 2514600
\r
875 pos: -508635000 427990000 0 180 0
\r
878 ref_text: 1270000 177800 0 6350000 2514600
\r
881 pos: -518795000 440690000 0 270 0
\r
884 ref_text: 1270000 177800 0 6350000 2514600
\r
887 pos: -497205000 453390000 0 90 0
\r
890 ref_text: 1270000 177800 0 6350000 2514600
\r
893 pos: -489585000 427990000 0 180 0
\r
896 ref_text: 1270000 177800 0 6350000 2514600
\r
899 pos: -473075000 427990000 0 180 0
\r
902 ref_text: 1270000 177800 0 6350000 2514600
\r
905 pos: -474345000 453390000 0 90 0
\r
908 ref_text: 1270000 177800 0 6350000 2514600
\r
911 pos: -537845000 412750000 0 0 0
\r
914 ref_text: 1270000 177800 0 6350000 2514600
\r
917 pos: -520065000 402590000 0 90 0
\r
920 ref_text: 1270000 177800 0 6350000 2514600
\r
923 pos: -512445000 420370000 0 0 0
\r
926 ref_text: 1270000 177800 0 6350000 2514600
\r
929 pos: -498475000 402590000 0 90 0
\r
932 ref_text: 1270000 177800 0 6350000 2514600
\r
935 pos: -503555000 412750000 0 0 0
\r
938 ref_text: 1270000 177800 0 6350000 2514600
\r
941 pos: -520065000 420370000 0 180 0
\r
944 ref_text: 1270000 177800 0 6350000 2514600
\r
947 pos: -555625000 412750000 0 0 0
\r
950 ref_text: 1270000 177800 0 6350000 2514600
\r
953 pos: -540385000 402590000 0 90 0
\r
956 ref_text: 1270000 177800 0 2540000 6604000
\r
958 shape: "4X2HDR-100"
\r
959 pos: -468630000 419100000 0 0 0
\r
961 part: IC_0_CD4007_3
\r
962 ref_text: 1270000 177800 270 -2540000 -1270000
\r
963 package: "14DIP300"
\r
965 pos: -454025000 529590000 0 90 0
\r
967 part: IC_6_CD4007_3
\r
968 ref_text: 1270000 177800 270 -2540000 -3810000
\r
969 package: "14DIP300"
\r
971 pos: -387985000 478790000 0 90 0
\r
973 part: IC_5_CD4007_3
\r
974 ref_text: 1270000 177800 270 -2540000 -6350000
\r
975 package: "14DIP300"
\r
977 pos: -366395000 478790000 0 90 0
\r
979 part: IC_1_CD4007_3
\r
980 ref_text: 1270000 177800 270 -2540000 -3810000
\r
981 package: "14DIP300"
\r
983 pos: -432435000 529590000 0 90 0
\r
985 part: IC_2_CD4007_3
\r
986 ref_text: 1270000 177800 270 -2540000 -3810000
\r
987 package: "14DIP300"
\r
989 pos: -412115000 529590000 0 90 0
\r
991 part: IC_3_CD4007_3
\r
992 ref_text: 1270000 177800 270 -2540000 -3810000
\r
993 package: "14DIP300"
\r
995 pos: -389255000 529590000 0 90 0
\r
997 part: IC_4_CD4007_3
\r
998 ref_text: 1270000 177800 270 -2540000 -6350000
\r
999 package: "14DIP300"
\r
1001 pos: -366395000 529590000 0 90 0
\r
1003 part: IC_8_CD4007_3
\r
1004 ref_text: 1270000 177800 270 -2540000 -3810000
\r
1005 package: "14DIP300"
\r
1007 pos: -432435000 478790000 0 90 0
\r
1009 part: IC_7_CD4007_3
\r
1010 ref_text: 1270000 177800 270 -2540000 -3810000
\r
1011 package: "14DIP300"
\r
1013 pos: -410845000 478790000 0 90 0
\r
1015 part: X_IC_9_CD4007_3
\r
1016 ref_text: 1270000 177800 270 -2540000 -1270000
\r
1017 package: "14DIP300"
\r
1019 pos: -454025000 478790000 0 90 0
\r
1022 ref_text: 1270000 177800 0 6350000 2514600
\r
1025 pos: -441325000 504190000 0 180 0
\r
1028 ref_text: 1270000 177800 0 6350000 2514600
\r
1031 pos: -405765000 488950000 0 180 0
\r
1034 ref_text: 1270000 177800 0 6350000 2514600
\r
1037 pos: -371475000 488950000 0 180 0
\r
1040 ref_text: 1270000 177800 0 6350000 2514600
\r
1043 pos: -436245000 496570000 0 180 0
\r
1046 ref_text: 1270000 177800 0 6350000 2514600
\r
1049 pos: -376555000 496570000 0 180 0
\r
1052 ref_text: 1270000 177800 0 6350000 2514600
\r
1055 pos: -374015000 478790000 0 90 0
\r
1058 ref_text: 1270000 177800 0 6350000 2514600
\r
1061 pos: -438785000 529590000 0 90 0
\r
1064 ref_text: 1270000 177800 0 6350000 2514600
\r
1067 pos: -436245000 504190000 0 0 0
\r
1070 ref_text: 1270000 177800 0 6350000 2514600
\r
1073 pos: -407035000 504190000 0 180 0
\r
1076 ref_text: 1270000 177800 0 6350000 2514600
\r
1079 pos: -417195000 516890000 0 270 0
\r
1082 ref_text: 1270000 177800 0 6350000 2514600
\r
1085 pos: -395605000 529590000 0 90 0
\r
1088 ref_text: 1270000 177800 0 6350000 2514600
\r
1091 pos: -387985000 504190000 0 180 0
\r
1094 ref_text: 1270000 177800 0 6350000 2514600
\r
1097 pos: -371475000 504190000 0 180 0
\r
1100 ref_text: 1270000 177800 0 6350000 2514600
\r
1103 pos: -372745000 529590000 0 90 0
\r
1106 ref_text: 1270000 177800 0 6350000 2514600
\r
1109 pos: -436245000 488950000 0 0 0
\r
1112 ref_text: 1270000 177800 0 6350000 2514600
\r
1115 pos: -418465000 478790000 0 90 0
\r
1118 ref_text: 1270000 177800 0 6350000 2514600
\r
1121 pos: -410845000 496570000 0 0 0
\r
1124 ref_text: 1270000 177800 0 6350000 2514600
\r
1127 pos: -396875000 478790000 0 90 0
\r
1130 ref_text: 1270000 177800 0 6350000 2514600
\r
1133 pos: -401955000 488950000 0 0 0
\r
1136 ref_text: 1270000 177800 0 6350000 2514600
\r
1139 pos: -418465000 496570000 0 180 0
\r
1142 ref_text: 1270000 177800 0 6350000 2514600
\r
1145 pos: -454025000 488950000 0 0 0
\r
1148 ref_text: 1270000 177800 0 6350000 2514600
\r
1151 pos: -438785000 478790000 0 90 0
\r
1154 ref_text: 1270000 177800 0 2540000 6604000
\r
1156 shape: "4X2HDR-100"
\r
1157 pos: -367030000 495300000 0 0 0
\r
1159 part: IC_0_CD4007_4
\r
1160 ref_text: 1270000 177800 270 -2540000 -1270000
\r
1161 package: "14DIP300"
\r
1163 pos: -454025000 453390000 0 90 0
\r
1165 part: IC_6_CD4007_4
\r
1166 ref_text: 1270000 177800 270 -2540000 -3810000
\r
1167 package: "14DIP300"
\r
1169 pos: -387985000 402590000 0 90 0
\r
1171 part: IC_5_CD4007_4
\r
1172 ref_text: 1270000 177800 270 -2540000 -6350000
\r
1173 package: "14DIP300"
\r
1175 pos: -366395000 402590000 0 90 0
\r
1177 part: IC_1_CD4007_4
\r
1178 ref_text: 1270000 177800 270 -2540000 -3810000
\r
1179 package: "14DIP300"
\r
1181 pos: -432435000 453390000 0 90 0
\r
1183 part: IC_2_CD4007_4
\r
1184 ref_text: 1270000 177800 270 -2540000 -3810000
\r
1185 package: "14DIP300"
\r
1187 pos: -412115000 453390000 0 90 0
\r
1189 part: IC_3_CD4007_4
\r
1190 ref_text: 1270000 177800 270 -2540000 -3810000
\r
1191 package: "14DIP300"
\r
1193 pos: -389255000 453390000 0 90 0
\r
1195 part: IC_4_CD4007_4
\r
1196 ref_text: 1270000 177800 270 -2540000 -6350000
\r
1197 package: "14DIP300"
\r
1199 pos: -366395000 453390000 0 90 0
\r
1201 part: IC_8_CD4007_4
\r
1202 ref_text: 1270000 177800 270 -2540000 -3810000
\r
1203 package: "14DIP300"
\r
1205 pos: -432435000 402590000 0 90 0
\r
1207 part: IC_7_CD4007_4
\r
1208 ref_text: 1270000 177800 270 -2540000 -3810000
\r
1209 package: "14DIP300"
\r
1211 pos: -410845000 402590000 0 90 0
\r
1213 part: X_IC_9_CD4007_4
\r
1214 ref_text: 1270000 177800 270 -2540000 -1270000
\r
1215 package: "14DIP300"
\r
1217 pos: -454025000 402590000 0 90 0
\r
1220 ref_text: 1270000 177800 0 6350000 2514600
\r
1223 pos: -441325000 427990000 0 180 0
\r
1226 ref_text: 1270000 177800 0 6350000 2514600
\r
1229 pos: -405765000 412750000 0 180 0
\r
1232 ref_text: 1270000 177800 0 6350000 2514600
\r
1235 pos: -371475000 412750000 0 180 0
\r
1238 ref_text: 1270000 177800 0 6350000 2514600
\r
1241 pos: -436245000 420370000 0 180 0
\r
1244 ref_text: 1270000 177800 0 6350000 2514600
\r
1247 pos: -376555000 420370000 0 180 0
\r
1250 ref_text: 1270000 177800 0 6350000 2514600
\r
1253 pos: -374015000 402590000 0 90 0
\r
1256 ref_text: 1270000 177800 0 6350000 2514600
\r
1259 pos: -438785000 453390000 0 90 0
\r
1262 ref_text: 1270000 177800 0 6350000 2514600
\r
1265 pos: -436245000 427990000 0 0 0
\r
1268 ref_text: 1270000 177800 0 6350000 2514600
\r
1271 pos: -407035000 427990000 0 180 0
\r
1274 ref_text: 1270000 177800 0 6350000 2514600
\r
1277 pos: -417195000 440690000 0 270 0
\r
1280 ref_text: 1270000 177800 0 6350000 2514600
\r
1283 pos: -395605000 453390000 0 90 0
\r
1286 ref_text: 1270000 177800 0 6350000 2514600
\r
1289 pos: -387985000 427990000 0 180 0
\r
1292 ref_text: 1270000 177800 0 6350000 2514600
\r
1295 pos: -371475000 427990000 0 180 0
\r
1298 ref_text: 1270000 177800 0 6350000 2514600
\r
1301 pos: -372745000 453390000 0 90 0
\r
1304 ref_text: 1270000 177800 0 6350000 2514600
\r
1307 pos: -436245000 412750000 0 0 0
\r
1310 ref_text: 1270000 177800 0 6350000 2514600
\r
1313 pos: -418465000 402590000 0 90 0
\r
1316 ref_text: 1270000 177800 0 6350000 2514600
\r
1319 pos: -410845000 420370000 0 0 0
\r
1322 ref_text: 1270000 177800 0 6350000 2514600
\r
1325 pos: -396875000 402590000 0 90 0
\r
1328 ref_text: 1270000 177800 0 6350000 2514600
\r
1331 pos: -401955000 412750000 0 0 0
\r
1334 ref_text: 1270000 177800 0 6350000 2514600
\r
1337 pos: -418465000 420370000 0 180 0
\r
1340 ref_text: 1270000 177800 0 6350000 2514600
\r
1343 pos: -454025000 412750000 0 0 0
\r
1346 ref_text: 1270000 177800 0 6350000 2514600
\r
1349 pos: -438785000 402590000 0 90 0
\r
1352 ref_text: 1270000 177800 0 2540000 6604000
\r
1354 shape: "4X2HDR-100"
\r
1355 pos: -367030000 419100000 0 0 0
\r
1358 ref_text: 635000 177800 0 23495000 -1905000
\r
1360 shape: "18X2HDR-100"
\r
1361 pos: -455295000 379095000 0 0 0
\r
1364 ref_text: 1270000 177800 0 13970000 254000
\r
1366 shape: "6X2HDR-100"
\r
1367 pos: -483235000 379095000 0 0 0
\r
1371 net: "Xff$XSlave$XXlatch$NN_$G1_$G3" 2 1 0 0 0 0 1
\r
1372 pin: 1 IC_3_CD4007_4.9
\r
1374 connect: 1 1 0 2 0
\r
1375 vtx: 1 -400685000 427990000 11 0 0 0 0
\r
1376 seg: 1 12 254000 0 0
\r
1377 vtx: 2 -394335000 427990000 0 0 0 0 0
\r
1378 seg: 2 12 254000 0 0
\r
1379 vtx: 3 -381635000 440690000 11 0 0 0 0
\r
1381 net: "Xff$between_$G1_$G3" 5 4 0 0 0 0 1
\r
1382 pin: 1 IC_6_CD4007_4.3
\r
1383 pin: 2 IC_2_CD4007_4.3
\r
1384 pin: 3 IC_8_CD4007_4.3
\r
1387 connect: 1 4 0 3 0
\r
1388 vtx: 1 -405765000 412750000 11 0 0 0 0
\r
1389 seg: 1 13 254000 0 0
\r
1390 vtx: 2 -405765000 409055062 0 0 0 0 0
\r
1391 seg: 2 13 254000 0 0
\r
1392 vtx: 3 -394219938 397510000 0 0 0 0 0
\r
1393 seg: 3 13 254000 0 0
\r
1394 vtx: 4 -387985000 397510000 11 0 0 0 0
\r
1395 connect: 2 3 1 10 0
\r
1396 vtx: 1 -454025000 427990000 11 0 0 0 0
\r
1397 seg: 1 13 254000 0 0
\r
1398 vtx: 2 -454025000 423020744 0 0 0 0 0
\r
1399 seg: 2 13 254000 0 0
\r
1400 vtx: 3 -442031120 411026864 0 0 0 0 0
\r
1401 seg: 3 13 254000 0 0
\r
1402 vtx: 4 -439752740 411026864 0 0 0 0 23622
\r
1403 seg: 4 13 254000 0 0
\r
1404 vtx: 5 -439752740 411679898 0 0 0 0 0
\r
1405 seg: 5 13 254000 0 0
\r
1406 vtx: 6 -436828692 414603692 0 0 0 0 0
\r
1407 seg: 6 13 254000 0 0
\r
1408 vtx: 7 -429311308 414603692 0 0 0 0 0
\r
1409 seg: 7 13 254000 0 0
\r
1410 vtx: 8 -421640254 422274746 0 0 0 0 0
\r
1411 seg: 8 13 254000 0 0
\r
1412 vtx: 9 -410636974 422274746 0 0 0 0 15148
\r
1413 seg: 9 13 254000 0 0
\r
1414 vtx: 10 -410636974 446831974 0 0 0 0 0
\r
1415 seg: 10 13 254000 0 0
\r
1416 vtx: 11 -412115000 448310000 11 0 0 0 0
\r
1417 connect: 3 4 -1 3 0
\r
1418 vtx: 1 -405765000 412750000 11 0 0 0 0
\r
1419 seg: 1 13 254000 0 0
\r
1420 vtx: 2 -405765000 417728146 0 0 0 0 0
\r
1421 seg: 2 13 254000 0 0
\r
1422 vtx: 3 -410311346 422274746 0 0 0 0 0
\r
1423 seg: 3 13 254000 0 0
\r
1424 vtx: 4 -410636974 422274746 0 0 0 0 15148
\r
1425 connect: 4 2 -1 3 0
\r
1426 vtx: 1 -432435000 397510000 11 0 0 0 0
\r
1427 seg: 1 13 254000 0 0
\r
1428 vtx: 2 -435326028 400401028 0 0 0 0 0
\r
1429 seg: 2 13 254000 0 0
\r
1430 vtx: 3 -435326028 406600152 0 0 0 0 0
\r
1431 seg: 3 13 254000 0 0
\r
1432 vtx: 4 -439752740 411026864 0 0 0 0 23622
\r
1434 net: "Xff$XXstiCLK$PTI_Out_$G1_$G3" 2 1 0 0 0 0 1
\r
1435 pin: 1 X_IC_9_CD4007_4.13
\r
1437 connect: 1 1 0 2 0
\r
1438 vtx: 1 -454025000 412750000 11 0 0 0 0
\r
1439 seg: 1 12 254000 0 0
\r
1440 vtx: 2 -454025000 407670000 0 0 0 0 0
\r
1441 seg: 2 12 254000 0 0
\r
1442 vtx: 3 -446405000 400050000 11 0 0 0 0
\r
1444 net: "Xff$XSlave$XXlatch$NI_$G1_$G3" 2 1 0 0 0 0 1
\r
1445 pin: 1 IC_3_CD4007_4.4
\r
1446 pin: 2 IC_3_CD4007_4.8
\r
1447 connect: 1 1 0 1 0
\r
1448 vtx: 1 -381635000 438150000 11 0 0 0 0
\r
1449 seg: 1 13 254000 0 0
\r
1450 vtx: 2 -389255000 445770000 11 0 0 0 0
\r
1452 net: "Xff$XXstiCLK$NTI_Out_$G1_$G3" 2 1 0 0 0 0 1
\r
1453 pin: 1 X_IC_9_CD4007_4.8
\r
1455 connect: 1 1 0 2 0
\r
1456 vtx: 1 -438785000 389890000 11 0 0 0 0
\r
1457 seg: 1 12 254000 0 0
\r
1458 vtx: 2 -441325000 387350000 0 0 0 0 0
\r
1459 seg: 2 12 254000 0 0
\r
1460 vtx: 3 -446405000 387350000 11 0 0 0 0
\r
1462 net: "Q_$G1_$G3" 4 3 0 0 0 0 1
\r
1463 pin: 1 IC_4_CD4007_4.3
\r
1467 connect: 1 2 0 3 0
\r
1468 vtx: 1 -387985000 427990000 11 0 0 0 0
\r
1469 seg: 1 12 254000 0 0
\r
1470 vtx: 2 -387985000 428262542 0 0 0 0 0
\r
1471 seg: 2 12 254000 0 0
\r
1472 vtx: 3 -367937542 448310000 0 0 0 0 0
\r
1473 seg: 3 12 254000 0 0
\r
1474 vtx: 4 -366395000 448310000 11 0 0 0 0
\r
1475 connect: 2 2 1 2 0
\r
1476 vtx: 1 -387985000 427990000 11 0 0 0 0
\r
1477 seg: 1 13 254000 0 0
\r
1478 vtx: 2 -395605000 435610000 0 0 0 0 0
\r
1479 seg: 2 13 254000 0 0
\r
1480 vtx: 3 -395605000 440690000 11 0 0 0 0
\r
1481 connect: 3 3 2 3 0
\r
1482 vtx: 1 -359410000 421640000 11 0 0 0 0
\r
1483 seg: 1 12 254000 0 0
\r
1484 vtx: 2 -363152436 425382690 0 0 0 0 0
\r
1485 seg: 2 12 254000 0 0
\r
1486 vtx: 3 -385377436 425382690 0 0 0 0 0
\r
1487 seg: 3 12 254000 0 0
\r
1488 vtx: 4 -387985000 427990000 11 0 0 0 0
\r
1490 net: "Xff$XSlave$XXgatetop$NI_$G1_$G2" 2 1 0 0 0 0 1
\r
1491 pin: 1 IC_8_CD4007_3.4
\r
1492 pin: 2 IC_8_CD4007_3.8
\r
1493 connect: 1 1 0 1 0
\r
1494 vtx: 1 -424815000 463550000 11 0 0 0 0
\r
1495 seg: 1 13 254000 0 0
\r
1496 vtx: 2 -432435000 471170000 11 0 0 0 0
\r
1498 net: "Xff$XMaster$X_Xlatch$NP_$G1_$G2" 3 2 0 0 0 0 1
\r
1499 pin: 1 IC_6_CD4007_3.1
\r
1500 pin: 2 IC_6_CD4007_3.13
\r
1502 connect: 1 1 0 3 0
\r
1503 vtx: 1 -380365000 476250000 11 0 0 0 0
\r
1504 seg: 1 13 254000 0 0
\r
1505 vtx: 2 -383984500 476250000 0 0 0 0 0
\r
1506 seg: 2 13 254000 0 0
\r
1507 vtx: 3 -386524500 478790000 0 0 0 0 0
\r
1508 seg: 3 13 254000 0 0
\r
1509 vtx: 4 -387985000 478790000 11 0 0 0 0
\r
1510 connect: 2 2 0 3 0
\r
1511 vtx: 1 -371475000 488950000 11 0 0 0 0
\r
1512 seg: 1 12 254000 0 0
\r
1513 vtx: 2 -376364500 488950000 0 0 0 0 0
\r
1514 seg: 2 12 254000 0 0
\r
1515 vtx: 3 -386524500 478790000 0 0 0 0 0
\r
1516 seg: 3 12 254000 0 0
\r
1517 vtx: 4 -387985000 478790000 11 0 0 0 0
\r
1519 net: "Xff$XMaster$XXstiD$PTI_Out_$G1_$G2" 2 1 0 0 0 0 1
\r
1520 pin: 1 IC_2_CD4007_3.13
\r
1522 connect: 1 1 0 3 0
\r
1523 vtx: 1 -407035000 504190000 11 0 0 0 0
\r
1524 seg: 1 13 254000 0 0
\r
1525 vtx: 2 -407166826 504321826 0 0 0 0 0
\r
1526 seg: 2 13 254000 0 0
\r
1527 vtx: 3 -407166826 524378174 0 0 0 0 0
\r
1528 seg: 3 13 254000 0 0
\r
1529 vtx: 4 -404495000 527050000 11 0 0 0 0
\r
1531 net: "Xff$XSlave$XXgatetop$NN_$G1_$G2" 2 1 0 0 0 0 1
\r
1532 pin: 1 IC_8_CD4007_3.9
\r
1534 connect: 1 1 0 1 0
\r
1535 vtx: 1 -418465000 466090000 11 0 0 0 0
\r
1536 seg: 1 12 254000 0 0
\r
1537 vtx: 2 -424815000 466090000 11 0 0 0 0
\r
1539 net: "Xff$XSlave$_D_$G1_$G2" 3 2 0 0 0 0 1
\r
1540 pin: 1 IC_7_CD4007_3.6
\r
1543 connect: 1 2 0 5 0
\r
1544 vtx: 1 -418465000 496570000 11 0 0 0 0
\r
1545 seg: 1 13 254000 0 0
\r
1546 vtx: 2 -416280600 494385600 0 0 0 0 0
\r
1547 seg: 2 13 254000 0 0
\r
1548 vtx: 3 -416280600 482243384 0 0 711200 355600 0
\r
1549 seg: 3 12 254000 0 0
\r
1550 vtx: 4 -413473138 479435922 0 0 0 0 0
\r
1551 seg: 4 12 254000 0 0
\r
1552 vtx: 5 -413473138 468718138 0 0 0 0 0
\r
1553 seg: 5 12 254000 0 0
\r
1554 vtx: 6 -410845000 466090000 11 0 0 0 0
\r
1555 connect: 2 2 1 3 0
\r
1556 vtx: 1 -418465000 496570000 11 0 0 0 0
\r
1557 seg: 1 12 254000 0 0
\r
1558 vtx: 2 -415223198 493328198 0 0 0 0 0
\r
1559 seg: 2 12 254000 0 0
\r
1560 vtx: 3 -393633198 493328198 0 0 0 0 0
\r
1561 seg: 3 12 254000 0 0
\r
1562 vtx: 4 -389255000 488950000 11 0 0 0 0
\r
1564 net: "Q_$G1" 4 3 0 0 0 0 1
\r
1565 pin: 1 IC_4_CD4007_2.3
\r
1569 connect: 1 2 0 3 0
\r
1570 vtx: 1 -489585000 427990000 11 0 0 0 0
\r
1571 seg: 1 12 254000 0 0
\r
1572 vtx: 2 -489585000 428262542 0 0 0 0 0
\r
1573 seg: 2 12 254000 0 0
\r
1574 vtx: 3 -469537542 448310000 0 0 0 0 0
\r
1575 seg: 3 12 254000 0 0
\r
1576 vtx: 4 -467995000 448310000 11 0 0 0 0
\r
1577 connect: 2 2 1 2 0
\r
1578 vtx: 1 -489585000 427990000 11 0 0 0 0
\r
1579 seg: 1 13 254000 0 0
\r
1580 vtx: 2 -497205000 435610000 0 0 0 0 0
\r
1581 seg: 2 13 254000 0 0
\r
1582 vtx: 3 -497205000 440690000 11 0 0 0 0
\r
1583 connect: 3 3 2 3 0
\r
1584 vtx: 1 -461010000 421640000 11 0 0 0 0
\r
1585 seg: 1 12 254000 0 0
\r
1586 vtx: 2 -464752436 425382690 0 0 0 0 0
\r
1587 seg: 2 12 254000 0 0
\r
1588 vtx: 3 -486977436 425382690 0 0 0 0 0
\r
1589 seg: 3 12 254000 0 0
\r
1590 vtx: 4 -489585000 427990000 11 0 0 0 0
\r
1592 net: "Xff$XMaster$XXlatch$NP_$G1" 3 2 0 0 0 0 1
\r
1593 pin: 1 IC_0_CD4007_2.1
\r
1594 pin: 2 IC_0_CD4007_2.13
\r
1596 connect: 1 1 0 3 0
\r
1597 vtx: 1 -548005000 450850000 11 0 0 0 0
\r
1598 seg: 1 13 254000 0 0
\r
1599 vtx: 2 -550307764 453152764 0 0 0 0 0
\r
1600 seg: 2 13 254000 0 0
\r
1601 vtx: 3 -555625000 453152764 0 0 0 0 16580
\r
1602 seg: 3 13 254000 0 0
\r
1603 vtx: 4 -555625000 453390000 11 0 0 0 0
\r
1604 connect: 2 2 -1 4 0
\r
1605 vtx: 1 -542925000 427990000 11 0 0 0 0
\r
1606 seg: 1 13 254000 0 0
\r
1607 vtx: 2 -547534592 427990000 0 0 0 0 0
\r
1608 seg: 2 13 254000 0 0
\r
1609 vtx: 3 -557101248 437556910 0 0 0 0 0
\r
1610 seg: 3 13 254000 0 0
\r
1611 vtx: 4 -557101248 451676516 0 0 0 0 0
\r
1612 seg: 4 13 254000 0 0
\r
1613 vtx: 5 -555625000 453152764 0 0 0 0 16580
\r
1615 net: "Xff$XSlave$Q_storage" 3 2 0 0 0 0 1
\r
1616 pin: 1 IC_3_CD4007_1.3
\r
1619 connect: 1 1 0 5 0
\r
1620 vtx: 1 -525145000 488950000 11 0 0 0 0
\r
1621 seg: 1 12 254000 0 0
\r
1622 vtx: 2 -525145000 493922304 0 0 0 0 0
\r
1623 seg: 2 12 254000 0 0
\r
1624 vtx: 3 -509482852 509584452 0 0 0 0 0
\r
1625 seg: 3 12 254000 0 0
\r
1626 vtx: 4 -507649226 509584452 0 0 711200 355600 0
\r
1627 seg: 4 13 254000 0 0
\r
1628 vtx: 5 -492723678 524510000 0 0 0 0 0
\r
1629 seg: 5 13 254000 0 0
\r
1630 vtx: 6 -490855000 524510000 11 0 0 0 0
\r
1631 connect: 2 2 1 2 0
\r
1632 vtx: 1 -520065000 478790000 11 0 0 0 0
\r
1633 seg: 1 13 254000 0 0
\r
1634 vtx: 2 -525145000 483870000 0 0 0 0 0
\r
1635 seg: 2 13 254000 0 0
\r
1636 vtx: 3 -525145000 488950000 11 0 0 0 0
\r
1638 net: "Xff$XMaster$X_Xlatch$NP" 3 2 0 0 0 0 1
\r
1639 pin: 1 IC_6_CD4007_1.1
\r
1640 pin: 2 IC_6_CD4007_1.13
\r
1642 connect: 1 1 0 3 0
\r
1643 vtx: 1 -481965000 476250000 11 0 0 0 0
\r
1644 seg: 1 13 254000 0 0
\r
1645 vtx: 2 -485584500 476250000 0 0 0 0 0
\r
1646 seg: 2 13 254000 0 0
\r
1647 vtx: 3 -488124500 478790000 0 0 0 0 0
\r
1648 seg: 3 13 254000 0 0
\r
1649 vtx: 4 -489585000 478790000 11 0 0 0 0
\r
1650 connect: 2 2 0 3 0
\r
1651 vtx: 1 -473075000 488950000 11 0 0 0 0
\r
1652 seg: 1 12 254000 0 0
\r
1653 vtx: 2 -477964500 488950000 0 0 0 0 0
\r
1654 seg: 2 12 254000 0 0
\r
1655 vtx: 3 -488124500 478790000 0 0 0 0 0
\r
1656 seg: 3 12 254000 0 0
\r
1657 vtx: 4 -489585000 478790000 11 0 0 0 0
\r
1659 net: "Xff$XMaster$XXgatebot$NI" 2 1 0 0 0 0 1
\r
1660 pin: 1 IC_1_CD4007_1.4
\r
1661 pin: 2 IC_1_CD4007_1.8
\r
1662 connect: 1 1 0 1 0
\r
1663 vtx: 1 -526415000 514350000 11 0 0 0 0
\r
1664 seg: 1 12 254000 0 0
\r
1665 vtx: 2 -534035000 521970000 11 0 0 0 0
\r
1667 net: "0_$G0" 2 1 0 635000 711200 355600 1
\r
1670 connect: 1 1 0 1 0
\r
1671 vtx: 1 -466090000 497840000 11 0 0 0 0
\r
1672 seg: 1 13 635000 0 0
\r
1673 vtx: 2 -466090000 495300000 11 0 0 0 0
\r
1675 net: "D3" 2 1 0 0 0 0 1
\r
1678 connect: 1 1 0 1 0
\r
1679 vtx: 1 -424815000 379095000 11 0 0 0 0
\r
1680 seg: 1 12 254000 0 0
\r
1681 vtx: 2 -424815000 381635000 11 0 0 0 0
\r
1683 net: "C2" 2 1 0 0 0 0 1
\r
1686 connect: 1 1 0 1 0
\r
1687 vtx: 1 -429895000 379095000 11 0 0 0 0
\r
1688 seg: 1 12 254000 0 0
\r
1689 vtx: 2 -429895000 381635000 11 0 0 0 0
\r
1691 net: "3" 2 1 0 0 0 0 1
\r
1694 connect: 1 1 0 1 0
\r
1695 vtx: 1 -447675000 379095000 11 0 0 0 0
\r
1696 seg: 1 12 254000 0 0
\r
1697 vtx: 2 -447675000 381635000 11 0 0 0 0
\r
1699 net: "Xff$XSlave$XXgatetop$NI_$G1_$G3" 2 1 0 0 0 0 1
\r
1700 pin: 1 IC_8_CD4007_4.4
\r
1701 pin: 2 IC_8_CD4007_4.8
\r
1702 connect: 1 1 0 1 0
\r
1703 vtx: 1 -424815000 387350000 11 0 0 0 0
\r
1704 seg: 1 13 254000 0 0
\r
1705 vtx: 2 -432435000 394970000 11 0 0 0 0
\r
1707 net: "Xff$XMaster$X_Xlatch$NP_$G1_$G3" 3 2 0 0 0 0 1
\r
1708 pin: 1 IC_6_CD4007_4.1
\r
1709 pin: 2 IC_6_CD4007_4.13
\r
1711 connect: 1 1 0 3 0
\r
1712 vtx: 1 -380365000 400050000 11 0 0 0 0
\r
1713 seg: 1 13 254000 0 0
\r
1714 vtx: 2 -383984500 400050000 0 0 0 0 0
\r
1715 seg: 2 13 254000 0 0
\r
1716 vtx: 3 -386524500 402590000 0 0 0 0 0
\r
1717 seg: 3 13 254000 0 0
\r
1718 vtx: 4 -387985000 402590000 11 0 0 0 0
\r
1719 connect: 2 2 0 3 0
\r
1720 vtx: 1 -371475000 412750000 11 0 0 0 0
\r
1721 seg: 1 12 254000 0 0
\r
1722 vtx: 2 -376364500 412750000 0 0 0 0 0
\r
1723 seg: 2 12 254000 0 0
\r
1724 vtx: 3 -386524500 402590000 0 0 0 0 0
\r
1725 seg: 3 12 254000 0 0
\r
1726 vtx: 4 -387985000 402590000 11 0 0 0 0
\r
1728 net: "Xff$XMaster$XXstiD$PTI_Out_$G1_$G3" 2 1 0 0 0 0 1
\r
1729 pin: 1 IC_2_CD4007_4.13
\r
1731 connect: 1 1 0 3 0
\r
1732 vtx: 1 -407035000 427990000 11 0 0 0 0
\r
1733 seg: 1 13 254000 0 0
\r
1734 vtx: 2 -407166826 428121826 0 0 0 0 0
\r
1735 seg: 2 13 254000 0 0
\r
1736 vtx: 3 -407166826 448178174 0 0 0 0 0
\r
1737 seg: 3 13 254000 0 0
\r
1738 vtx: 4 -404495000 450850000 11 0 0 0 0
\r
1740 net: "Xff$XSlave$XXgatetop$NN_$G1_$G3" 2 1 0 0 0 0 1
\r
1741 pin: 1 IC_8_CD4007_4.9
\r
1743 connect: 1 1 0 1 0
\r
1744 vtx: 1 -418465000 389890000 11 0 0 0 0
\r
1745 seg: 1 12 254000 0 0
\r
1746 vtx: 2 -424815000 389890000 11 0 0 0 0
\r
1748 net: "Xff$XSlave$_D_$G1_$G3" 3 2 0 0 0 0 1
\r
1749 pin: 1 IC_7_CD4007_4.6
\r
1752 connect: 1 2 0 5 0
\r
1753 vtx: 1 -418465000 420370000 11 0 0 0 0
\r
1754 seg: 1 13 254000 0 0
\r
1755 vtx: 2 -416280600 418185600 0 0 0 0 0
\r
1756 seg: 2 13 254000 0 0
\r
1757 vtx: 3 -416280600 406043384 0 0 711200 355600 0
\r
1758 seg: 3 12 254000 0 0
\r
1759 vtx: 4 -413473138 403235922 0 0 0 0 0
\r
1760 seg: 4 12 254000 0 0
\r
1761 vtx: 5 -413473138 392518138 0 0 0 0 0
\r
1762 seg: 5 12 254000 0 0
\r
1763 vtx: 6 -410845000 389890000 11 0 0 0 0
\r
1764 connect: 2 2 1 3 0
\r
1765 vtx: 1 -418465000 420370000 11 0 0 0 0
\r
1766 seg: 1 12 254000 0 0
\r
1767 vtx: 2 -415223198 417128198 0 0 0 0 0
\r
1768 seg: 2 12 254000 0 0
\r
1769 vtx: 3 -393633198 417128198 0 0 0 0 0
\r
1770 seg: 3 12 254000 0 0
\r
1771 vtx: 4 -389255000 412750000 11 0 0 0 0
\r
1773 net: "Xff$XSlave$_Q_storage_$G1_$G2" 3 2 0 0 0 0 1
\r
1774 pin: 1 IC_4_CD4007_3.6
\r
1777 connect: 1 1 0 5 0
\r
1778 vtx: 1 -398145000 496570000 11 0 0 0 0
\r
1779 seg: 1 13 254000 0 0
\r
1780 vtx: 2 -396875000 495300000 0 0 0 0 30429
\r
1781 seg: 2 13 254000 0 0
\r
1782 vtx: 3 -393775184 498399816 0 0 0 0 0
\r
1783 seg: 3 13 254000 0 0
\r
1784 vtx: 4 -387532118 498399816 0 0 0 0 0
\r
1785 seg: 4 13 254000 0 0
\r
1786 vtx: 5 -369041680 516890000 0 0 0 0 0
\r
1787 seg: 5 13 254000 0 0
\r
1788 vtx: 6 -366395000 516890000 11 0 0 0 0
\r
1789 connect: 2 2 -1 1 0
\r
1790 vtx: 1 -396875000 478790000 11 0 0 0 0
\r
1791 seg: 1 13 254000 0 0
\r
1792 vtx: 2 -396875000 495300000 0 0 0 0 30429
\r
1794 net: "Xff$XMaster$XXstiD$NTI_Out_$G1_$G2" 2 1 0 0 0 0 1
\r
1795 pin: 1 IC_2_CD4007_3.8
\r
1797 connect: 1 1 0 5 0
\r
1798 vtx: 1 -417195000 529590000 11 0 0 0 0
\r
1799 seg: 1 12 254000 0 0
\r
1800 vtx: 2 -415734500 531050500 0 0 0 0 0
\r
1801 seg: 2 12 254000 0 0
\r
1802 vtx: 3 -411099508 531050500 0 0 0 0 0
\r
1803 seg: 3 12 254000 0 0
\r
1804 vtx: 4 -406382728 526333720 0 0 0 0 0
\r
1805 seg: 4 12 254000 0 0
\r
1806 vtx: 5 -406382728 516237728 0 0 0 0 0
\r
1807 seg: 5 12 254000 0 0
\r
1808 vtx: 6 -404495000 514350000 11 0 0 0 0
\r
1810 net: "Xff$NC_01_$G1" 3 2 0 0 0 0 1
\r
1811 pin: 1 IC_0_CD4007_2.6
\r
1814 connect: 1 2 0 3 0
\r
1815 vtx: 1 -537845000 420370000 11 0 0 0 0
\r
1816 seg: 1 12 254000 0 0
\r
1817 vtx: 2 -552704000 435229000 0 0 0 0 0
\r
1818 seg: 2 12 254000 0 0
\r
1819 vtx: 3 -552704000 437769000 0 0 0 0 0
\r
1820 seg: 3 12 254000 0 0
\r
1821 vtx: 4 -555625000 440690000 11 0 0 0 0
\r
1822 connect: 2 2 1 4 0
\r
1823 vtx: 1 -537845000 420370000 11 0 0 0 0
\r
1824 seg: 1 12 254000 0 0
\r
1825 vtx: 2 -537845000 419229032 0 0 0 0 0
\r
1826 seg: 2 12 254000 0 0
\r
1827 vtx: 3 -526921222 408305254 0 0 0 0 0
\r
1828 seg: 3 12 254000 0 0
\r
1829 vtx: 4 -490219746 408305254 0 0 0 0 0
\r
1830 seg: 4 12 254000 0 0
\r
1831 vtx: 5 -485775000 412750000 11 0 0 0 0
\r
1833 net: "Xff$XMaster$Q_storage_$G1" 3 2 0 0 0 0 1
\r
1834 pin: 1 IC_0_CD4007_2.3
\r
1837 connect: 1 1 0 11 0
\r
1838 vtx: 1 -490855000 420370000 11 0 0 0 0
\r
1839 seg: 1 12 254000 0 0
\r
1840 vtx: 2 -489135928 418650928 0 0 0 0 0
\r
1841 seg: 2 12 254000 0 0
\r
1842 vtx: 3 -489135928 412029656 0 0 0 0 0
\r
1843 seg: 3 12 254000 0 0
\r
1844 vtx: 4 -491971330 409194254 0 0 0 0 0
\r
1845 seg: 4 12 254000 0 0
\r
1846 vtx: 5 -526551398 409194254 0 0 0 0 0
\r
1847 seg: 5 12 254000 0 0
\r
1848 vtx: 6 -532450548 415093404 0 0 0 0 0
\r
1849 seg: 6 12 254000 0 0
\r
1850 vtx: 7 -532450548 417400486 0 0 0 0 0
\r
1851 seg: 7 12 254000 0 0
\r
1852 vtx: 8 -540385000 425334684 0 0 0 0 0
\r
1853 seg: 8 12 254000 0 0
\r
1854 vtx: 9 -540385000 427887892 0 0 0 0 0
\r
1855 seg: 9 12 254000 0 0
\r
1856 vtx: 10 -551815000 439317892 0 0 0 0 0
\r
1857 seg: 10 12 254000 0 0
\r
1858 vtx: 11 -551815000 444500000 0 0 0 0 0
\r
1859 seg: 11 12 254000 0 0
\r
1860 vtx: 12 -555625000 448310000 11 0 0 0 0
\r
1861 connect: 2 2 1 2 0
\r
1862 vtx: 1 -475615000 402590000 11 0 0 0 0
\r
1863 seg: 1 13 254000 0 0
\r
1864 vtx: 2 -475615000 405130000 0 0 0 0 0
\r
1865 seg: 2 13 254000 0 0
\r
1866 vtx: 3 -490855000 420370000 11 0 0 0 0
\r
1868 net: "0_$G1" 2 1 0 0 0 0 1
\r
1871 connect: 1 1 0 1 0
\r
1872 vtx: 1 -466090000 421640000 11 0 0 0 0
\r
1873 seg: 1 13 254000 0 0
\r
1874 vtx: 2 -466090000 419100000 11 0 0 0 0
\r
1876 net: "Xff$XMaster$_D_$G1" 3 2 0 0 0 0 1
\r
1877 pin: 1 IC_1_CD4007_2.6
\r
1880 connect: 1 2 0 3 0
\r
1881 vtx: 1 -518795000 440690000 11 0 0 0 0
\r
1882 seg: 1 12 254000 0 0
\r
1883 vtx: 2 -522795500 436689500 0 0 0 0 0
\r
1884 seg: 2 12 254000 0 0
\r
1885 vtx: 3 -530034500 436689500 0 0 0 0 0
\r
1886 seg: 3 12 254000 0 0
\r
1887 vtx: 4 -534035000 440690000 11 0 0 0 0
\r
1888 connect: 2 2 1 2 0
\r
1889 vtx: 1 -518795000 440690000 11 0 0 0 0
\r
1890 seg: 1 13 254000 0 0
\r
1891 vtx: 2 -518795000 430530000 0 0 0 0 0
\r
1892 seg: 2 13 254000 0 0
\r
1893 vtx: 3 -521335000 427990000 11 0 0 0 0
\r
1895 net: "Xff$XMaster$XXgatetop$NP_$G1" 3 2 0 0 0 0 1
\r
1896 pin: 1 IC_5_CD4007_2.1
\r
1897 pin: 2 IC_5_CD4007_2.13
\r
1899 connect: 1 2 0 3 0
\r
1900 vtx: 1 -478155000 420370000 11 0 0 0 0
\r
1901 seg: 1 13 254000 0 0
\r
1902 vtx: 2 -478155000 414210500 0 0 0 0 0
\r
1903 seg: 2 13 254000 0 0
\r
1904 vtx: 3 -467995000 404050500 0 0 0 0 0
\r
1905 seg: 3 13 254000 0 0
\r
1906 vtx: 4 -467995000 402590000 11 0 0 0 0
\r
1907 connect: 2 1 0 3 0
\r
1908 vtx: 1 -460375000 400050000 11 0 0 0 0
\r
1909 seg: 1 12 254000 0 0
\r
1910 vtx: 2 -463994500 400050000 0 0 0 0 0
\r
1911 seg: 2 12 254000 0 0
\r
1912 vtx: 3 -466534500 402590000 0 0 0 0 0
\r
1913 seg: 3 12 254000 0 0
\r
1914 vtx: 4 -467995000 402590000 11 0 0 0 0
\r
1916 net: "Xff$XSlave$XXlatch$NP_$G1" 3 2 0 0 0 0 1
\r
1917 pin: 1 IC_3_CD4007_2.1
\r
1918 pin: 2 IC_3_CD4007_2.13
\r
1920 connect: 1 1 0 3 0
\r
1921 vtx: 1 -483235000 450850000 11 0 0 0 0
\r
1922 seg: 1 12 254000 0 0
\r
1923 vtx: 2 -486854500 450850000 0 0 0 0 0
\r
1924 seg: 2 12 254000 0 0
\r
1925 vtx: 3 -489394500 453390000 0 0 0 0 0
\r
1926 seg: 3 12 254000 0 0
\r
1927 vtx: 4 -490855000 453390000 11 0 0 0 0
\r
1928 connect: 2 2 0 1 0
\r
1929 vtx: 1 -497205000 453390000 11 0 0 0 0
\r
1930 seg: 1 12 254000 0 0
\r
1931 vtx: 2 -490855000 453390000 11 0 0 0 0
\r
1933 net: "Xff$XSlave$XXgatebot$NI" 2 1 0 0 0 0 1
\r
1934 pin: 1 IC_7_CD4007_1.4
\r
1935 pin: 2 IC_7_CD4007_1.8
\r
1936 connect: 1 1 0 1 0
\r
1937 vtx: 1 -504825000 463550000 11 0 0 0 0
\r
1938 seg: 1 12 254000 0 0
\r
1939 vtx: 2 -512445000 471170000 11 0 0 0 0
\r
1941 net: "Xff$XSlave$XXlatch$NN" 2 1 0 0 0 0 1
\r
1942 pin: 1 IC_3_CD4007_1.9
\r
1944 connect: 1 1 0 2 0
\r
1945 vtx: 1 -502285000 504190000 11 0 0 0 0
\r
1946 seg: 1 12 254000 0 0
\r
1947 vtx: 2 -495935000 504190000 0 0 0 0 0
\r
1948 seg: 2 12 254000 0 0
\r
1949 vtx: 3 -483235000 516890000 11 0 0 0 0
\r
1951 net: "Xff$_CLK" 4 3 0 0 0 0 1
\r
1952 pin: 1 IC_5_CD4007_1.6
\r
1953 pin: 2 IC_1_CD4007_1.3
\r
1956 connect: 1 3 0 7 0
\r
1957 vtx: 1 -540385000 478790000 11 0 0 0 0
\r
1958 seg: 1 12 254000 0 0
\r
1959 vtx: 2 -538030928 481144072 0 0 0 0 24205
\r
1960 seg: 2 12 254000 0 0
\r
1961 vtx: 3 -526703036 481144072 0 0 0 0 0
\r
1962 seg: 3 12 254000 0 0
\r
1963 vtx: 4 -518350500 472791536 0 0 0 0 0
\r
1964 seg: 4 12 254000 0 0
\r
1965 vtx: 5 -518350500 466118956 0 0 0 0 0
\r
1966 seg: 5 12 254000 0 0
\r
1967 vtx: 6 -512535170 460303626 0 0 0 0 0
\r
1968 seg: 6 12 254000 0 0
\r
1969 vtx: 7 -473781374 460303626 0 0 0 0 0
\r
1970 seg: 7 12 254000 0 0
\r
1971 vtx: 8 -467995000 466090000 11 0 0 0 0
\r
1972 connect: 2 2 1 3 0
\r
1973 vtx: 1 -542925000 488950000 11 0 0 0 0
\r
1974 seg: 1 13 254000 0 0
\r
1975 vtx: 2 -532571452 499303548 0 0 0 0 0
\r
1976 seg: 2 13 254000 0 0
\r
1977 vtx: 3 -532571452 523046452 0 0 0 0 0
\r
1978 seg: 3 13 254000 0 0
\r
1979 vtx: 4 -534035000 524510000 11 0 0 0 0
\r
1980 connect: 3 2 -1 2 0
\r
1981 vtx: 1 -542925000 488950000 11 0 0 0 0
\r
1982 seg: 1 12 254000 0 0
\r
1983 vtx: 2 -542925000 486038144 0 0 0 0 0
\r
1984 seg: 2 12 254000 0 0
\r
1985 vtx: 3 -538030928 481144072 0 0 0 0 24205
\r
1987 net: "Xff$XMaster$XXlatch$NI" 2 1 0 0 0 0 1
\r
1988 pin: 1 IC_0_CD4007_1.4
\r
1989 pin: 2 IC_0_CD4007_1.8
\r
1990 connect: 1 1 0 1 0
\r
1991 vtx: 1 -548005000 514350000 11 0 0 0 0
\r
1992 seg: 1 13 254000 0 0
\r
1993 vtx: 2 -555625000 521970000 11 0 0 0 0
\r
1995 net: "D4" 2 1 0 0 0 0 1
\r
1998 connect: 1 1 0 2 0
\r
1999 vtx: 1 -417195000 379095000 11 0 0 0 0
\r
2000 seg: 1 12 254000 0 0
\r
2001 vtx: 2 -417195000 379095000 0 0 0 0 0
\r
2002 seg: 2 12 254000 0 0
\r
2003 vtx: 3 -417195000 381635000 11 0 0 0 0
\r
2005 net: "C3" 2 1 0 0 0 0 1
\r
2008 connect: 1 1 0 1 0
\r
2009 vtx: 1 -422275000 379095000 11 0 0 0 0
\r
2010 seg: 1 12 254000 0 0
\r
2011 vtx: 2 -422275000 381635000 11 0 0 0 0
\r
2013 net: "4" 2 1 0 0 0 0 1
\r
2016 connect: 1 1 0 1 0
\r
2017 vtx: 1 -450215000 379095000 11 0 0 0 0
\r
2018 seg: 1 12 254000 0 0
\r
2019 vtx: 2 -450215000 381635000 11 0 0 0 0
\r
2021 net: "Xff$XSlave$_Q_storage_$G1_$G3" 3 2 0 0 0 0 1
\r
2022 pin: 1 IC_4_CD4007_4.6
\r
2025 connect: 1 1 0 5 0
\r
2026 vtx: 1 -398145000 420370000 11 0 0 0 0
\r
2027 seg: 1 13 254000 0 0
\r
2028 vtx: 2 -396875000 419100000 0 0 0 0 31310
\r
2029 seg: 2 13 254000 0 0
\r
2030 vtx: 3 -393775184 422199816 0 0 0 0 0
\r
2031 seg: 3 13 254000 0 0
\r
2032 vtx: 4 -387532118 422199816 0 0 0 0 0
\r
2033 seg: 4 13 254000 0 0
\r
2034 vtx: 5 -369041680 440690000 0 0 0 0 0
\r
2035 seg: 5 13 254000 0 0
\r
2036 vtx: 6 -366395000 440690000 11 0 0 0 0
\r
2037 connect: 2 2 -1 1 0
\r
2038 vtx: 1 -396875000 402590000 11 0 0 0 0
\r
2039 seg: 1 13 254000 0 0
\r
2040 vtx: 2 -396875000 419100000 0 0 0 0 31310
\r
2042 net: "Xff$XMaster$XXstiD$NTI_Out_$G1_$G3" 2 1 0 0 0 0 1
\r
2043 pin: 1 IC_2_CD4007_4.8
\r
2045 connect: 1 1 0 5 0
\r
2046 vtx: 1 -417195000 453390000 11 0 0 0 0
\r
2047 seg: 1 12 254000 0 0
\r
2048 vtx: 2 -415734500 454850500 0 0 0 0 0
\r
2049 seg: 2 12 254000 0 0
\r
2050 vtx: 3 -411099508 454850500 0 0 0 0 0
\r
2051 seg: 3 12 254000 0 0
\r
2052 vtx: 4 -406382728 450133720 0 0 0 0 0
\r
2053 seg: 4 12 254000 0 0
\r
2054 vtx: 5 -406382728 440037728 0 0 0 0 0
\r
2055 seg: 5 12 254000 0 0
\r
2056 vtx: 6 -404495000 438150000 11 0 0 0 0
\r
2058 net: "$G_Vss_$G1_$G2" 12 11 0 0 0 0 1
\r
2059 pin: 1 IC_0_CD4007_3.7
\r
2060 pin: 2 IC_6_CD4007_3.7
\r
2061 pin: 3 IC_5_CD4007_3.7
\r
2062 pin: 4 IC_1_CD4007_3.7
\r
2063 pin: 5 IC_2_CD4007_3.4
\r
2064 pin: 6 IC_2_CD4007_3.7
\r
2065 pin: 7 IC_3_CD4007_3.7
\r
2066 pin: 8 IC_4_CD4007_3.7
\r
2067 pin: 9 IC_8_CD4007_3.7
\r
2068 pin: 10 IC_7_CD4007_3.7
\r
2069 pin: 11 X_IC_9_CD4007_3.7
\r
2071 connect: 1 3 0 5 0
\r
2072 vtx: 1 -432435000 514350000 11 0 0 0 0
\r
2073 seg: 1 13 254000 0 0
\r
2074 vtx: 2 -436693310 518608310 0 0 0 0 0
\r
2075 seg: 2 13 254000 0 0
\r
2076 vtx: 3 -440010550 518608310 0 0 0 0 0
\r
2077 seg: 3 13 254000 0 0
\r
2078 vtx: 4 -445730122 512888992 0 0 0 0 0
\r
2079 seg: 4 13 254000 0 0
\r
2080 vtx: 5 -452563738 512888992 0 0 0 0 0
\r
2081 seg: 5 13 254000 0 0
\r
2082 vtx: 6 -454025000 514350000 11 0 0 0 0
\r
2083 connect: 2 7 1 14 0
\r
2084 vtx: 1 -366395000 514350000 11 0 0 0 0
\r
2085 seg: 1 13 254000 0 0
\r
2086 vtx: 2 -372725188 508019812 0 0 0 0 0
\r
2087 seg: 2 13 254000 0 0
\r
2088 vtx: 3 -373192548 508019812 0 0 0 0 24107
\r
2089 seg: 3 13 254000 0 0
\r
2090 vtx: 4 -373192548 503470926 0 0 0 0 0
\r
2091 seg: 4 13 254000 0 0
\r
2092 vtx: 5 -372641876 502920254 0 0 0 0 32499
\r
2093 seg: 5 13 254000 0 0
\r
2094 vtx: 6 -378269754 497292630 0 0 0 0 0
\r
2095 seg: 6 13 254000 0 0
\r
2096 vtx: 7 -378269754 489299504 0 0 0 0 0
\r
2097 seg: 7 13 254000 0 0
\r
2098 vtx: 8 -372295928 483325678 0 0 0 0 0
\r
2099 seg: 8 13 254000 0 0
\r
2100 vtx: 9 -372295928 468636604 0 0 0 0 14945
\r
2101 seg: 9 13 254000 0 0
\r
2102 vtx: 10 -373896128 468636604 0 0 0 0 0
\r
2103 seg: 10 13 254000 0 0
\r
2104 vtx: 11 -375960386 466572346 0 0 0 0 0
\r
2105 seg: 11 13 254000 0 0
\r
2106 vtx: 12 -375960386 465889086 0 0 0 0 0
\r
2107 seg: 12 13 254000 0 0
\r
2108 vtx: 13 -379769624 462079848 0 0 0 0 0
\r
2109 seg: 13 13 254000 0 0
\r
2110 vtx: 14 -386514848 462079848 0 0 0 0 0
\r
2111 seg: 14 13 254000 0 0
\r
2112 vtx: 15 -387985000 463550000 11 0 0 0 0
\r
2113 connect: 3 9 1 3 0
\r
2114 vtx: 1 -410845000 463550000 11 0 0 0 0
\r
2115 seg: 1 12 254000 0 0
\r
2116 vtx: 2 -409382468 462087468 0 0 0 0 0
\r
2117 seg: 2 12 254000 0 0
\r
2118 vtx: 3 -389447532 462087468 0 0 0 0 0
\r
2119 seg: 3 12 254000 0 0
\r
2120 vtx: 4 -387985000 463550000 11 0 0 0 0
\r
2121 connect: 4 5 3 3 0
\r
2122 vtx: 1 -412115000 514350000 11 0 0 0 0
\r
2123 seg: 1 12 254000 0 0
\r
2124 vtx: 2 -414466024 511998976 0 0 0 0 0
\r
2125 seg: 2 12 254000 0 0
\r
2126 vtx: 3 -430083976 511998976 0 0 0 0 0
\r
2127 seg: 3 12 254000 0 0
\r
2128 vtx: 4 -432435000 514350000 11 0 0 0 0
\r
2129 connect: 5 5 4 5 0
\r
2130 vtx: 1 -412115000 514350000 11 0 0 0 0
\r
2131 seg: 1 12 254000 0 0
\r
2132 vtx: 2 -413594804 515829804 0 0 0 0 0
\r
2133 seg: 2 12 254000 0 0
\r
2134 vtx: 3 -413594804 520042140 0 0 0 0 0
\r
2135 seg: 3 12 254000 0 0
\r
2136 vtx: 4 -412127192 521509752 0 0 0 0 18104
\r
2137 seg: 4 12 254000 0 0
\r
2138 vtx: 5 -412115000 521521944 0 0 0 0 0
\r
2139 seg: 5 12 254000 0 0
\r
2140 vtx: 6 -412115000 521970000 11 0 0 0 0
\r
2141 connect: 6 9 8 3 0
\r
2142 vtx: 1 -410845000 463550000 11 0 0 0 0
\r
2143 seg: 1 13 254000 0 0
\r
2144 vtx: 2 -413200088 461194912 0 0 0 0 0
\r
2145 seg: 2 13 254000 0 0
\r
2146 vtx: 3 -430079912 461194912 0 0 0 0 0
\r
2147 seg: 3 13 254000 0 0
\r
2148 vtx: 4 -432435000 463550000 11 0 0 0 0
\r
2149 connect: 7 10 8 3 0
\r
2150 vtx: 1 -454025000 463550000 11 0 0 0 0
\r
2151 seg: 1 13 254000 0 0
\r
2152 vtx: 2 -452564500 462089500 0 0 0 0 0
\r
2153 seg: 2 13 254000 0 0
\r
2154 vtx: 3 -433895500 462089500 0 0 0 0 0
\r
2155 seg: 3 13 254000 0 0
\r
2156 vtx: 4 -432435000 463550000 11 0 0 0 0
\r
2157 connect: 8 11 -1 2 0
\r
2158 vtx: 1 -367030000 497840000 11 0 0 0 0
\r
2159 seg: 1 13 254000 0 0
\r
2160 vtx: 2 -367561622 497840000 0 0 0 0 0
\r
2161 seg: 2 13 254000 0 0
\r
2162 vtx: 3 -372641876 502920254 0 0 0 0 32499
\r
2163 connect: 9 6 -1 4 0
\r
2164 vtx: 1 -389255000 514350000 11 0 0 0 0
\r
2165 seg: 1 13 254000 0 0
\r
2166 vtx: 2 -382924812 508019812 0 0 0 0 0
\r
2167 seg: 2 13 254000 0 0
\r
2168 vtx: 3 -382840738 508019812 0 0 711200 355600 0
\r
2169 seg: 3 12 254000 0 0
\r
2170 vtx: 4 -376028712 508019812 0 0 711200 355600 0
\r
2171 seg: 4 13 254000 0 0
\r
2172 vtx: 5 -373192548 508019812 0 0 0 0 24107
\r
2173 connect: 10 2 -1 2 0
\r
2174 vtx: 1 -366395000 463550000 11 0 0 0 0
\r
2175 seg: 1 13 254000 0 0
\r
2176 vtx: 2 -371481604 468636604 0 0 0 0 0
\r
2177 seg: 2 13 254000 0 0
\r
2178 vtx: 3 -372295928 468636604 0 0 0 0 14945
\r
2179 connect: 11 6 -1 5 0
\r
2180 vtx: 1 -389255000 514350000 11 0 0 0 0
\r
2181 seg: 1 12 254000 0 0
\r
2182 vtx: 2 -390719564 512885436 0 0 0 0 0
\r
2183 seg: 2 12 254000 0 0
\r
2184 vtx: 3 -405095964 512885436 0 0 0 0 0
\r
2185 seg: 3 12 254000 0 0
\r
2186 vtx: 4 -407447242 515236714 0 0 0 0 0
\r
2187 seg: 4 12 254000 0 0
\r
2188 vtx: 5 -407447242 516829802 0 0 0 0 0
\r
2189 seg: 5 12 254000 0 0
\r
2190 vtx: 6 -412127192 521509752 0 0 0 0 18104
\r
2192 net: "Xff$XMaster$XXgatebot$NN_$G1" 2 1 0 0 0 0 1
\r
2193 pin: 1 IC_1_CD4007_2.9
\r
2195 connect: 1 1 0 3 0
\r
2196 vtx: 1 -525145000 427990000 11 0 0 0 0
\r
2197 seg: 1 13 254000 0 0
\r
2198 vtx: 2 -524948658 428186342 0 0 0 0 0
\r
2199 seg: 2 13 254000 0 0
\r
2200 vtx: 3 -524948658 439223658 0 0 0 0 0
\r
2201 seg: 3 13 254000 0 0
\r
2202 vtx: 4 -526415000 440690000 11 0 0 0 0
\r
2204 net: "Xff$XSlave$XXgatebot$NI_$G1" 2 1 0 0 0 0 1
\r
2205 pin: 1 IC_7_CD4007_2.4
\r
2206 pin: 2 IC_7_CD4007_2.8
\r
2207 connect: 1 1 0 1 0
\r
2208 vtx: 1 -504825000 387350000 11 0 0 0 0
\r
2209 seg: 1 12 254000 0 0
\r
2210 vtx: 2 -512445000 394970000 11 0 0 0 0
\r
2212 net: "C4" 2 1 0 0 0 0 1
\r
2215 connect: 1 1 0 1 0
\r
2216 vtx: 1 -414655000 379095000 11 0 0 0 0
\r
2217 seg: 1 12 254000 0 0
\r
2218 vtx: 2 -414655000 381635000 11 0 0 0 0
\r
2220 net: "Q1" 2 1 0 0 0 0 1
\r
2223 connect: 1 1 0 1 0
\r
2224 vtx: 1 -434975000 379095000 11 0 0 0 0
\r
2225 seg: 1 12 254000 0 0
\r
2226 vtx: 2 -434975000 381635000 11 0 0 0 0
\r
2228 net: "$G_Vss_$G1_$G3" 12 11 0 0 0 0 1
\r
2229 pin: 1 IC_0_CD4007_4.7
\r
2230 pin: 2 IC_6_CD4007_4.7
\r
2231 pin: 3 IC_5_CD4007_4.7
\r
2232 pin: 4 IC_1_CD4007_4.7
\r
2233 pin: 5 IC_2_CD4007_4.4
\r
2234 pin: 6 IC_2_CD4007_4.7
\r
2235 pin: 7 IC_3_CD4007_4.7
\r
2236 pin: 8 IC_4_CD4007_4.7
\r
2237 pin: 9 IC_8_CD4007_4.7
\r
2238 pin: 10 IC_7_CD4007_4.7
\r
2239 pin: 11 X_IC_9_CD4007_4.7
\r
2241 connect: 1 3 0 5 0
\r
2242 vtx: 1 -432435000 438150000 11 0 0 0 0
\r
2243 seg: 1 13 254000 0 0
\r
2244 vtx: 2 -436693310 442408310 0 0 0 0 0
\r
2245 seg: 2 13 254000 0 0
\r
2246 vtx: 3 -440010550 442408310 0 0 0 0 0
\r
2247 seg: 3 13 254000 0 0
\r
2248 vtx: 4 -445730122 436688992 0 0 0 0 0
\r
2249 seg: 4 13 254000 0 0
\r
2250 vtx: 5 -452563738 436688992 0 0 0 0 0
\r
2251 seg: 5 13 254000 0 0
\r
2252 vtx: 6 -454025000 438150000 11 0 0 0 0
\r
2253 connect: 2 7 1 14 0
\r
2254 vtx: 1 -366395000 438150000 11 0 0 0 0
\r
2255 seg: 1 13 254000 0 0
\r
2256 vtx: 2 -372725188 431819812 0 0 0 0 0
\r
2257 seg: 2 13 254000 0 0
\r
2258 vtx: 3 -373192548 431819812 0 0 0 0 677
\r
2259 seg: 3 13 254000 0 0
\r
2260 vtx: 4 -373192548 427270926 0 0 0 0 0
\r
2261 seg: 4 13 254000 0 0
\r
2262 vtx: 5 -372641876 426720254 0 0 0 0 23717
\r
2263 seg: 5 13 254000 0 0
\r
2264 vtx: 6 -378269754 421092630 0 0 0 0 0
\r
2265 seg: 6 13 254000 0 0
\r
2266 vtx: 7 -378269754 413099504 0 0 0 0 0
\r
2267 seg: 7 13 254000 0 0
\r
2268 vtx: 8 -372295928 407125678 0 0 0 0 0
\r
2269 seg: 8 13 254000 0 0
\r
2270 vtx: 9 -372295928 392436604 0 0 0 0 31711
\r
2271 seg: 9 13 254000 0 0
\r
2272 vtx: 10 -373896128 392436604 0 0 0 0 0
\r
2273 seg: 10 13 254000 0 0
\r
2274 vtx: 11 -375960386 390372346 0 0 0 0 0
\r
2275 seg: 11 13 254000 0 0
\r
2276 vtx: 12 -375960386 389689086 0 0 0 0 0
\r
2277 seg: 12 13 254000 0 0
\r
2278 vtx: 13 -379769624 385879848 0 0 0 0 0
\r
2279 seg: 13 13 254000 0 0
\r
2280 vtx: 14 -386514848 385879848 0 0 0 0 0
\r
2281 seg: 14 13 254000 0 0
\r
2282 vtx: 15 -387985000 387350000 11 0 0 0 0
\r
2283 connect: 3 9 1 3 0
\r
2284 vtx: 1 -410845000 387350000 11 0 0 0 0
\r
2285 seg: 1 12 254000 0 0
\r
2286 vtx: 2 -409382468 385887468 0 0 0 0 0
\r
2287 seg: 2 12 254000 0 0
\r
2288 vtx: 3 -389447532 385887468 0 0 0 0 0
\r
2289 seg: 3 12 254000 0 0
\r
2290 vtx: 4 -387985000 387350000 11 0 0 0 0
\r
2291 connect: 4 5 3 3 0
\r
2292 vtx: 1 -412115000 438150000 11 0 0 0 0
\r
2293 seg: 1 12 254000 0 0
\r
2294 vtx: 2 -414466024 435798976 0 0 0 0 0
\r
2295 seg: 2 12 254000 0 0
\r
2296 vtx: 3 -430083976 435798976 0 0 0 0 0
\r
2297 seg: 3 12 254000 0 0
\r
2298 vtx: 4 -432435000 438150000 11 0 0 0 0
\r
2299 connect: 5 5 4 5 0
\r
2300 vtx: 1 -412115000 438150000 11 0 0 0 0
\r
2301 seg: 1 12 254000 0 0
\r
2302 vtx: 2 -413594804 439629804 0 0 0 0 0
\r
2303 seg: 2 12 254000 0 0
\r
2304 vtx: 3 -413594804 443842140 0 0 0 0 0
\r
2305 seg: 3 12 254000 0 0
\r
2306 vtx: 4 -412127192 445309752 0 0 0 0 32428
\r
2307 seg: 4 12 254000 0 0
\r
2308 vtx: 5 -412115000 445321944 0 0 0 0 0
\r
2309 seg: 5 12 254000 0 0
\r
2310 vtx: 6 -412115000 445770000 11 0 0 0 0
\r
2311 connect: 6 9 8 3 0
\r
2312 vtx: 1 -410845000 387350000 11 0 0 0 0
\r
2313 seg: 1 13 254000 0 0
\r
2314 vtx: 2 -413200088 384994912 0 0 0 0 0
\r
2315 seg: 2 13 254000 0 0
\r
2316 vtx: 3 -430079912 384994912 0 0 0 0 0
\r
2317 seg: 3 13 254000 0 0
\r
2318 vtx: 4 -432435000 387350000 11 0 0 0 0
\r
2319 connect: 7 10 8 3 0
\r
2320 vtx: 1 -454025000 387350000 11 0 0 0 0
\r
2321 seg: 1 13 254000 0 0
\r
2322 vtx: 2 -452564500 385889500 0 0 0 0 0
\r
2323 seg: 2 13 254000 0 0
\r
2324 vtx: 3 -433895500 385889500 0 0 0 0 0
\r
2325 seg: 3 13 254000 0 0
\r
2326 vtx: 4 -432435000 387350000 11 0 0 0 0
\r
2327 connect: 8 11 -1 2 0
\r
2328 vtx: 1 -367030000 421640000 11 0 0 0 0
\r
2329 seg: 1 13 254000 0 0
\r
2330 vtx: 2 -367561622 421640000 0 0 0 0 0
\r
2331 seg: 2 13 254000 0 0
\r
2332 vtx: 3 -372641876 426720254 0 0 0 0 23717
\r
2333 connect: 9 6 -1 4 0
\r
2334 vtx: 1 -389255000 438150000 11 0 0 0 0
\r
2335 seg: 1 13 254000 0 0
\r
2336 vtx: 2 -382924812 431819812 0 0 0 0 0
\r
2337 seg: 2 13 254000 0 0
\r
2338 vtx: 3 -382840738 431819812 0 0 711200 355600 0
\r
2339 seg: 3 12 254000 0 0
\r
2340 vtx: 4 -376028712 431819812 0 0 711200 355600 0
\r
2341 seg: 4 13 254000 0 0
\r
2342 vtx: 5 -373192548 431819812 0 0 0 0 677
\r
2343 connect: 10 2 -1 2 0
\r
2344 vtx: 1 -366395000 387350000 11 0 0 0 0
\r
2345 seg: 1 13 254000 0 0
\r
2346 vtx: 2 -371481604 392436604 0 0 0 0 0
\r
2347 seg: 2 13 254000 0 0
\r
2348 vtx: 3 -372295928 392436604 0 0 0 0 31711
\r
2349 connect: 11 6 -1 5 0
\r
2350 vtx: 1 -389255000 438150000 11 0 0 0 0
\r
2351 seg: 1 12 254000 0 0
\r
2352 vtx: 2 -390719564 436685436 0 0 0 0 0
\r
2353 seg: 2 12 254000 0 0
\r
2354 vtx: 3 -405095964 436685436 0 0 0 0 0
\r
2355 seg: 3 12 254000 0 0
\r
2356 vtx: 4 -407447242 439036714 0 0 0 0 0
\r
2357 seg: 4 12 254000 0 0
\r
2358 vtx: 5 -407447242 440629802 0 0 0 0 0
\r
2359 seg: 5 12 254000 0 0
\r
2360 vtx: 6 -412127192 445309752 0 0 0 0 32428
\r
2362 net: "Xff$XMaster$XXgatebot$NP_$G1_$G2" 3 2 0 0 0 0 1
\r
2363 pin: 1 IC_1_CD4007_3.1
\r
2364 pin: 2 IC_1_CD4007_3.13
\r
2366 connect: 1 2 0 1 0
\r
2367 vtx: 1 -438785000 529590000 11 0 0 0 0
\r
2368 seg: 1 12 254000 0 0
\r
2369 vtx: 2 -432435000 529590000 11 0 0 0 0
\r
2370 connect: 2 1 0 3 0
\r
2371 vtx: 1 -424815000 527050000 11 0 0 0 0
\r
2372 seg: 1 13 254000 0 0
\r
2373 vtx: 2 -428434500 527050000 0 0 0 0 0
\r
2374 seg: 2 13 254000 0 0
\r
2375 vtx: 3 -430974500 529590000 0 0 0 0 0
\r
2376 seg: 3 13 254000 0 0
\r
2377 vtx: 4 -432435000 529590000 11 0 0 0 0
\r
2379 net: "Xff$XSlave$X_Xlatch$NI_$G1" 2 1 0 0 0 0 1
\r
2380 pin: 1 IC_4_CD4007_2.4
\r
2381 pin: 2 IC_4_CD4007_2.8
\r
2382 connect: 1 1 0 1 0
\r
2383 vtx: 1 -460375000 438150000 11 0 0 0 0
\r
2384 seg: 1 12 254000 0 0
\r
2385 vtx: 2 -467995000 445770000 11 0 0 0 0
\r
2387 net: "Xff$XSlave$_D_$G1" 3 2 0 0 0 0 1
\r
2388 pin: 1 IC_7_CD4007_2.6
\r
2391 connect: 1 2 0 5 0
\r
2392 vtx: 1 -520065000 420370000 11 0 0 0 0
\r
2393 seg: 1 13 254000 0 0
\r
2394 vtx: 2 -517880600 418185600 0 0 0 0 0
\r
2395 seg: 2 13 254000 0 0
\r
2396 vtx: 3 -517880600 406043384 0 0 711200 355600 0
\r
2397 seg: 3 12 254000 0 0
\r
2398 vtx: 4 -515073138 403235922 0 0 0 0 0
\r
2399 seg: 4 12 254000 0 0
\r
2400 vtx: 5 -515073138 392518138 0 0 0 0 0
\r
2401 seg: 5 12 254000 0 0
\r
2402 vtx: 6 -512445000 389890000 11 0 0 0 0
\r
2403 connect: 2 2 1 3 0
\r
2404 vtx: 1 -520065000 420370000 11 0 0 0 0
\r
2405 seg: 1 12 254000 0 0
\r
2406 vtx: 2 -516823198 417128198 0 0 0 0 0
\r
2407 seg: 2 12 254000 0 0
\r
2408 vtx: 3 -495233198 417128198 0 0 0 0 0
\r
2409 seg: 3 12 254000 0 0
\r
2410 vtx: 4 -490855000 412750000 11 0 0 0 0
\r
2412 net: "Xff$XMaster$XXgatetop$NI" 2 1 0 0 0 0 1
\r
2413 pin: 1 IC_5_CD4007_1.4
\r
2414 pin: 2 IC_5_CD4007_1.8
\r
2415 connect: 1 1 0 1 0
\r
2416 vtx: 1 -460375000 463550000 11 0 0 0 0
\r
2417 seg: 1 12 254000 0 0
\r
2418 vtx: 2 -467995000 471170000 11 0 0 0 0
\r
2420 net: "Xff$XSlave$_Q_storage" 3 2 0 0 0 0 1
\r
2421 pin: 1 IC_4_CD4007_1.6
\r
2424 connect: 1 1 0 5 0
\r
2425 vtx: 1 -499745000 496570000 11 0 0 0 0
\r
2426 seg: 1 13 254000 0 0
\r
2427 vtx: 2 -498475000 495300000 0 0 0 0 11071
\r
2428 seg: 2 13 254000 0 0
\r
2429 vtx: 3 -495375184 498399816 0 0 0 0 0
\r
2430 seg: 3 13 254000 0 0
\r
2431 vtx: 4 -489132118 498399816 0 0 0 0 0
\r
2432 seg: 4 13 254000 0 0
\r
2433 vtx: 5 -470641680 516890000 0 0 0 0 0
\r
2434 seg: 5 13 254000 0 0
\r
2435 vtx: 6 -467995000 516890000 11 0 0 0 0
\r
2436 connect: 2 2 -1 1 0
\r
2437 vtx: 1 -498475000 478790000 11 0 0 0 0
\r
2438 seg: 1 13 254000 0 0
\r
2439 vtx: 2 -498475000 495300000 0 0 0 0 11071
\r
2441 net: "Xff$XSlave$XXlatch$NP" 3 2 0 0 0 0 1
\r
2442 pin: 1 IC_3_CD4007_1.1
\r
2443 pin: 2 IC_3_CD4007_1.13
\r
2445 connect: 1 1 0 3 0
\r
2446 vtx: 1 -483235000 527050000 11 0 0 0 0
\r
2447 seg: 1 12 254000 0 0
\r
2448 vtx: 2 -486854500 527050000 0 0 0 0 0
\r
2449 seg: 2 12 254000 0 0
\r
2450 vtx: 3 -489394500 529590000 0 0 0 0 0
\r
2451 seg: 3 12 254000 0 0
\r
2452 vtx: 4 -490855000 529590000 11 0 0 0 0
\r
2453 connect: 2 2 0 1 0
\r
2454 vtx: 1 -497205000 529590000 11 0 0 0 0
\r
2455 seg: 1 12 254000 0 0
\r
2456 vtx: 2 -490855000 529590000 11 0 0 0 0
\r
2458 net: "D_$G0" 3 2 0 0 0 0 1
\r
2459 pin: 1 IC_5_CD4007_1.3
\r
2460 pin: 2 IC_2_CD4007_1.6
\r
2462 connect: 1 2 0 5 0
\r
2463 vtx: 1 -463550000 497840000 11 0 0 0 0
\r
2464 seg: 1 13 254000 0 0
\r
2465 vtx: 2 -462152746 499237254 0 0 0 0 0
\r
2466 seg: 2 13 254000 0 0
\r
2467 vtx: 3 -460427832 499237254 0 0 0 0 0
\r
2468 seg: 3 13 254000 0 0
\r
2469 vtx: 4 -459611222 498420644 0 0 0 0 0
\r
2470 seg: 4 13 254000 0 0
\r
2471 vtx: 5 -459611222 482093778 0 0 0 0 0
\r
2472 seg: 5 13 254000 0 0
\r
2473 vtx: 6 -467995000 473710000 11 0 0 0 0
\r
2474 connect: 2 2 1 6 0
\r
2475 vtx: 1 -463550000 497840000 11 0 0 0 0
\r
2476 seg: 1 12 254000 0 0
\r
2477 vtx: 2 -466403436 500693436 0 0 0 0 0
\r
2478 seg: 2 12 254000 0 0
\r
2479 vtx: 3 -501219470 500693436 0 0 0 0 0
\r
2480 seg: 3 12 254000 0 0
\r
2481 vtx: 4 -506531626 506005846 0 0 0 0 0
\r
2482 seg: 4 12 254000 0 0
\r
2483 vtx: 5 -506531626 510047494 0 0 0 0 0
\r
2484 seg: 5 12 254000 0 0
\r
2485 vtx: 6 -513374132 516890000 0 0 0 0 0
\r
2486 seg: 6 12 254000 0 0
\r
2487 vtx: 7 -513715000 516890000 11 0 0 0 0
\r
2489 net: "Q2" 2 1 0 0 0 0 1
\r
2492 connect: 1 1 0 1 0
\r
2493 vtx: 1 -427355000 379095000 11 0 0 0 0
\r
2494 seg: 1 12 254000 0 0
\r
2495 vtx: 2 -427355000 381635000 11 0 0 0 0
\r
2497 net: "Xff$XMaster$XXgatebot$NP_$G1_$G3" 3 2 0 0 0 0 1
\r
2498 pin: 1 IC_1_CD4007_4.1
\r
2499 pin: 2 IC_1_CD4007_4.13
\r
2501 connect: 1 2 0 1 0
\r
2502 vtx: 1 -438785000 453390000 11 0 0 0 0
\r
2503 seg: 1 12 254000 0 0
\r
2504 vtx: 2 -432435000 453390000 11 0 0 0 0
\r
2505 connect: 2 1 0 3 0
\r
2506 vtx: 1 -424815000 450850000 11 0 0 0 0
\r
2507 seg: 1 13 254000 0 0
\r
2508 vtx: 2 -428434500 450850000 0 0 0 0 0
\r
2509 seg: 2 13 254000 0 0
\r
2510 vtx: 3 -430974500 453390000 0 0 0 0 0
\r
2511 seg: 3 13 254000 0 0
\r
2512 vtx: 4 -432435000 453390000 11 0 0 0 0
\r
2514 net: "Xff$XSlave$X_Xlatch$NP_$G1_$G2" 3 2 0 0 0 0 1
\r
2515 pin: 1 IC_4_CD4007_3.1
\r
2516 pin: 2 IC_4_CD4007_3.13
\r
2518 connect: 1 1 0 3 0
\r
2519 vtx: 1 -358775000 527050000 11 0 0 0 0
\r
2520 seg: 1 13 254000 0 0
\r
2521 vtx: 2 -364033308 527050000 0 0 0 0 24369
\r
2522 seg: 2 13 254000 0 0
\r
2523 vtx: 3 -366395000 529411692 0 0 0 0 0
\r
2524 seg: 3 13 254000 0 0
\r
2525 vtx: 4 -366395000 529590000 11 0 0 0 0
\r
2526 connect: 2 2 -1 2 0
\r
2527 vtx: 1 -371475000 504190000 11 0 0 0 0
\r
2528 seg: 1 13 254000 0 0
\r
2529 vtx: 2 -364033308 511631692 0 0 0 0 0
\r
2530 seg: 2 13 254000 0 0
\r
2531 vtx: 3 -364033308 527050000 0 0 0 0 24369
\r
2533 net: "Xff$XSlave$XXgatetop$NN_$G1" 2 1 0 0 0 0 1
\r
2534 pin: 1 IC_8_CD4007_2.9
\r
2536 connect: 1 1 0 1 0
\r
2537 vtx: 1 -520065000 389890000 11 0 0 0 0
\r
2538 seg: 1 12 254000 0 0
\r
2539 vtx: 2 -526415000 389890000 11 0 0 0 0
\r
2541 net: "Xff$XSlave$XXstiD$PTI_Out_$G1" 2 1 0 0 0 0 1
\r
2542 pin: 1 IC_2_CD4007_2.1
\r
2544 connect: 1 1 0 4 0
\r
2545 vtx: 1 -503555000 412750000 11 0 0 0 0
\r
2546 seg: 1 13 254000 0 0
\r
2547 vtx: 2 -503555000 419739826 0 0 0 0 0
\r
2548 seg: 2 13 254000 0 0
\r
2549 vtx: 3 -510356612 426541438 0 0 0 0 0
\r
2550 seg: 3 13 254000 0 0
\r
2551 vtx: 4 -510356612 450031612 0 0 0 0 0
\r
2552 seg: 4 13 254000 0 0
\r
2553 vtx: 5 -513715000 453390000 11 0 0 0 0
\r
2555 net: "Xff$XMaster$XXgatebot$NP_$G1" 3 2 0 0 0 0 1
\r
2556 pin: 1 IC_1_CD4007_2.1
\r
2557 pin: 2 IC_1_CD4007_2.13
\r
2559 connect: 1 2 0 1 0
\r
2560 vtx: 1 -540385000 453390000 11 0 0 0 0
\r
2561 seg: 1 12 254000 0 0
\r
2562 vtx: 2 -534035000 453390000 11 0 0 0 0
\r
2563 connect: 2 1 0 3 0
\r
2564 vtx: 1 -526415000 450850000 11 0 0 0 0
\r
2565 seg: 1 13 254000 0 0
\r
2566 vtx: 2 -530034500 450850000 0 0 0 0 0
\r
2567 seg: 2 13 254000 0 0
\r
2568 vtx: 3 -532574500 453390000 0 0 0 0 0
\r
2569 seg: 3 13 254000 0 0
\r
2570 vtx: 4 -534035000 453390000 11 0 0 0 0
\r
2572 net: "Xff$XMaster$XXstiD$NTI_Out_$G1" 2 1 0 0 0 0 1
\r
2573 pin: 1 IC_2_CD4007_2.8
\r
2575 connect: 1 1 0 5 0
\r
2576 vtx: 1 -518795000 453390000 11 0 0 0 0
\r
2577 seg: 1 12 254000 0 0
\r
2578 vtx: 2 -517334500 454850500 0 0 0 0 0
\r
2579 seg: 2 12 254000 0 0
\r
2580 vtx: 3 -512699508 454850500 0 0 0 0 0
\r
2581 seg: 3 12 254000 0 0
\r
2582 vtx: 4 -507982728 450133720 0 0 0 0 0
\r
2583 seg: 4 12 254000 0 0
\r
2584 vtx: 5 -507982728 440037728 0 0 0 0 0
\r
2585 seg: 5 12 254000 0 0
\r
2586 vtx: 6 -506095000 438150000 11 0 0 0 0
\r
2588 net: "Xff$_CLK_$G1" 4 3 0 0 0 0 1
\r
2589 pin: 1 IC_5_CD4007_2.6
\r
2590 pin: 2 IC_1_CD4007_2.3
\r
2593 connect: 1 3 0 7 0
\r
2594 vtx: 1 -540385000 402590000 11 0 0 0 0
\r
2595 seg: 1 12 254000 0 0
\r
2596 vtx: 2 -538030928 404944072 0 0 0 0 24936
\r
2597 seg: 2 12 254000 0 0
\r
2598 vtx: 3 -526703036 404944072 0 0 0 0 0
\r
2599 seg: 3 12 254000 0 0
\r
2600 vtx: 4 -518350500 396591536 0 0 0 0 0
\r
2601 seg: 4 12 254000 0 0
\r
2602 vtx: 5 -518350500 389918956 0 0 0 0 0
\r
2603 seg: 5 12 254000 0 0
\r
2604 vtx: 6 -512535170 384103626 0 0 0 0 0
\r
2605 seg: 6 12 254000 0 0
\r
2606 vtx: 7 -473781374 384103626 0 0 0 0 0
\r
2607 seg: 7 12 254000 0 0
\r
2608 vtx: 8 -467995000 389890000 11 0 0 0 0
\r
2609 connect: 2 2 1 3 0
\r
2610 vtx: 1 -542925000 412750000 11 0 0 0 0
\r
2611 seg: 1 13 254000 0 0
\r
2612 vtx: 2 -532571452 423103548 0 0 0 0 0
\r
2613 seg: 2 13 254000 0 0
\r
2614 vtx: 3 -532571452 446846452 0 0 0 0 0
\r
2615 seg: 3 13 254000 0 0
\r
2616 vtx: 4 -534035000 448310000 11 0 0 0 0
\r
2617 connect: 3 2 -1 2 0
\r
2618 vtx: 1 -542925000 412750000 11 0 0 0 0
\r
2619 seg: 1 12 254000 0 0
\r
2620 vtx: 2 -542925000 409838144 0 0 0 0 0
\r
2621 seg: 2 12 254000 0 0
\r
2622 vtx: 3 -538030928 404944072 0 0 0 0 24936
\r
2624 net: "D_$G1" 3 2 0 0 0 0 1
\r
2625 pin: 1 IC_5_CD4007_2.3
\r
2626 pin: 2 IC_2_CD4007_2.6
\r
2628 connect: 1 2 0 5 0
\r
2629 vtx: 1 -463550000 421640000 11 0 0 0 0
\r
2630 seg: 1 13 254000 0 0
\r
2631 vtx: 2 -462152746 423037254 0 0 0 0 0
\r
2632 seg: 2 13 254000 0 0
\r
2633 vtx: 3 -460427832 423037254 0 0 0 0 0
\r
2634 seg: 3 13 254000 0 0
\r
2635 vtx: 4 -459611222 422220644 0 0 0 0 0
\r
2636 seg: 4 13 254000 0 0
\r
2637 vtx: 5 -459611222 405893778 0 0 0 0 0
\r
2638 seg: 5 13 254000 0 0
\r
2639 vtx: 6 -467995000 397510000 11 0 0 0 0
\r
2640 connect: 2 2 1 6 0
\r
2641 vtx: 1 -463550000 421640000 11 0 0 0 0
\r
2642 seg: 1 12 254000 0 0
\r
2643 vtx: 2 -466403436 424493436 0 0 0 0 0
\r
2644 seg: 2 12 254000 0 0
\r
2645 vtx: 3 -501219470 424493436 0 0 0 0 0
\r
2646 seg: 3 12 254000 0 0
\r
2647 vtx: 4 -506531626 429805846 0 0 0 0 0
\r
2648 seg: 4 12 254000 0 0
\r
2649 vtx: 5 -506531626 433847494 0 0 0 0 0
\r
2650 seg: 5 12 254000 0 0
\r
2651 vtx: 6 -513374132 440690000 0 0 0 0 0
\r
2652 seg: 6 12 254000 0 0
\r
2653 vtx: 7 -513715000 440690000 11 0 0 0 0
\r
2655 net: "Xff$XSlave$XXgatetop$NI" 2 1 0 0 0 0 1
\r
2656 pin: 1 IC_8_CD4007_1.4
\r
2657 pin: 2 IC_8_CD4007_1.8
\r
2658 connect: 1 1 0 1 0
\r
2659 vtx: 1 -526415000 463550000 11 0 0 0 0
\r
2660 seg: 1 13 254000 0 0
\r
2661 vtx: 2 -534035000 471170000 11 0 0 0 0
\r
2663 net: "Xff$XSlave$X_Xlatch$NN" 2 1 0 0 0 0 1
\r
2664 pin: 1 IC_4_CD4007_1.9
\r
2666 connect: 1 1 0 5 0
\r
2667 vtx: 1 -474345000 516890000 11 0 0 0 0
\r
2668 seg: 1 12 254000 0 0
\r
2669 vtx: 2 -470339166 512884166 0 0 0 0 0
\r
2670 seg: 2 12 254000 0 0
\r
2671 vtx: 3 -459761082 512884166 0 0 0 0 0
\r
2672 seg: 3 12 254000 0 0
\r
2673 vtx: 4 -458911706 513733542 0 0 0 0 0
\r
2674 seg: 4 12 254000 0 0
\r
2675 vtx: 5 -458911706 515426706 0 0 0 0 0
\r
2676 seg: 5 12 254000 0 0
\r
2677 vtx: 6 -460375000 516890000 11 0 0 0 0
\r
2679 net: "Q3" 2 1 0 0 0 0 1
\r
2682 connect: 1 1 0 2 0
\r
2683 vtx: 1 -419735000 379095000 11 0 0 0 0
\r
2684 seg: 1 12 254000 0 0
\r
2685 vtx: 2 -419735000 379095000 0 0 0 0 0
\r
2686 seg: 2 12 254000 0 0
\r
2687 vtx: 3 -419735000 381635000 11 0 0 0 0
\r
2689 net: "Xff$XSlave$X_Xlatch$NP_$G1_$G3" 3 2 0 0 0 0 1
\r
2690 pin: 1 IC_4_CD4007_4.1
\r
2691 pin: 2 IC_4_CD4007_4.13
\r
2693 connect: 1 1 0 3 0
\r
2694 vtx: 1 -358775000 450850000 11 0 0 0 0
\r
2695 seg: 1 13 254000 0 0
\r
2696 vtx: 2 -364033308 450850000 0 0 0 0 31023
\r
2697 seg: 2 13 254000 0 0
\r
2698 vtx: 3 -366395000 453211692 0 0 0 0 0
\r
2699 seg: 3 13 254000 0 0
\r
2700 vtx: 4 -366395000 453390000 11 0 0 0 0
\r
2701 connect: 2 2 -1 2 0
\r
2702 vtx: 1 -371475000 427990000 11 0 0 0 0
\r
2703 seg: 1 13 254000 0 0
\r
2704 vtx: 2 -364033308 435431692 0 0 0 0 0
\r
2705 seg: 2 13 254000 0 0
\r
2706 vtx: 3 -364033308 450850000 0 0 0 0 31023
\r
2708 net: "Xff$XMaster$XXgatetop$NN_$G1_$G2" 2 1 0 0 0 0 1
\r
2709 pin: 1 IC_5_CD4007_3.9
\r
2711 connect: 1 1 0 3 0
\r
2712 vtx: 1 -374015000 466090000 11 0 0 0 0
\r
2713 seg: 1 13 254000 0 0
\r
2714 vtx: 2 -370010182 462085436 0 0 0 0 0
\r
2715 seg: 2 13 254000 0 0
\r
2716 vtx: 3 -362779564 462085436 0 0 0 0 0
\r
2717 seg: 3 13 254000 0 0
\r
2718 vtx: 4 -358775000 466090000 11 0 0 0 0
\r
2720 net: "Xff$XMaster$XXlatch$NN_$G1_$G2" 2 1 0 0 0 0 1
\r
2721 pin: 1 IC_0_CD4007_3.9
\r
2723 connect: 1 1 0 5 0
\r
2724 vtx: 1 -418465000 488950000 11 0 0 0 0
\r
2725 seg: 1 12 254000 0 0
\r
2726 vtx: 2 -420182548 487232452 0 0 0 0 0
\r
2727 seg: 2 12 254000 0 0
\r
2728 vtx: 3 -424254930 487232452 0 0 0 0 0
\r
2729 seg: 3 12 254000 0 0
\r
2730 vtx: 4 -425530010 488507532 0 0 0 0 0
\r
2731 seg: 4 12 254000 0 0
\r
2732 vtx: 5 -425530010 496015010 0 0 0 0 0
\r
2733 seg: 5 12 254000 0 0
\r
2734 vtx: 6 -446405000 516890000 11 0 0 0 0
\r
2736 net: "Xff$XMaster$XXgatetop$NI_$G1_$G2" 2 1 0 0 0 0 1
\r
2737 pin: 1 IC_5_CD4007_3.4
\r
2738 pin: 2 IC_5_CD4007_3.8
\r
2739 connect: 1 1 0 1 0
\r
2740 vtx: 1 -358775000 463550000 11 0 0 0 0
\r
2741 seg: 1 12 254000 0 0
\r
2742 vtx: 2 -366395000 471170000 11 0 0 0 0
\r
2744 net: "Xff$XMaster$XXlatch$NI_$G1_$G2" 2 1 0 0 0 0 1
\r
2745 pin: 1 IC_0_CD4007_3.4
\r
2746 pin: 2 IC_0_CD4007_3.8
\r
2747 connect: 1 1 0 1 0
\r
2748 vtx: 1 -446405000 514350000 11 0 0 0 0
\r
2749 seg: 1 13 254000 0 0
\r
2750 vtx: 2 -454025000 521970000 11 0 0 0 0
\r
2752 net: "Xff$XSlave$XXgatebot$NN_$G1_$G2" 2 1 0 0 0 0 1
\r
2753 pin: 1 IC_7_CD4007_3.9
\r
2755 connect: 1 1 0 1 0
\r
2756 vtx: 1 -396875000 466090000 11 0 0 0 0
\r
2757 seg: 1 12 254000 0 0
\r
2758 vtx: 2 -403225000 466090000 11 0 0 0 0
\r
2760 net: "Xff$XSlave$XXgatebot$NI_$G1_$G2" 2 1 0 0 0 0 1
\r
2761 pin: 1 IC_7_CD4007_3.4
\r
2762 pin: 2 IC_7_CD4007_3.8
\r
2763 connect: 1 1 0 1 0
\r
2764 vtx: 1 -403225000 463550000 11 0 0 0 0
\r
2765 seg: 1 12 254000 0 0
\r
2766 vtx: 2 -410845000 471170000 11 0 0 0 0
\r
2768 net: "Xff$XMaster$_D_$G1_$G2" 3 2 0 0 0 0 1
\r
2769 pin: 1 IC_1_CD4007_3.6
\r
2772 connect: 1 2 0 3 0
\r
2773 vtx: 1 -417195000 516890000 11 0 0 0 0
\r
2774 seg: 1 12 254000 0 0
\r
2775 vtx: 2 -421195500 512889500 0 0 0 0 0
\r
2776 seg: 2 12 254000 0 0
\r
2777 vtx: 3 -428434500 512889500 0 0 0 0 0
\r
2778 seg: 3 12 254000 0 0
\r
2779 vtx: 4 -432435000 516890000 11 0 0 0 0
\r
2780 connect: 2 2 1 2 0
\r
2781 vtx: 1 -417195000 516890000 11 0 0 0 0
\r
2782 seg: 1 13 254000 0 0
\r
2783 vtx: 2 -417195000 506730000 0 0 0 0 0
\r
2784 seg: 2 13 254000 0 0
\r
2785 vtx: 3 -419735000 504190000 11 0 0 0 0
\r
2787 net: "Xff$XSlave$Q_storage_$G1" 3 2 0 0 0 0 1
\r
2788 pin: 1 IC_3_CD4007_2.3
\r
2791 connect: 1 1 0 5 0
\r
2792 vtx: 1 -525145000 412750000 11 0 0 0 0
\r
2793 seg: 1 12 254000 0 0
\r
2794 vtx: 2 -525145000 417722304 0 0 0 0 0
\r
2795 seg: 2 12 254000 0 0
\r
2796 vtx: 3 -509482852 433384452 0 0 0 0 0
\r
2797 seg: 3 12 254000 0 0
\r
2798 vtx: 4 -507649226 433384452 0 0 711200 355600 0
\r
2799 seg: 4 13 254000 0 0
\r
2800 vtx: 5 -492723678 448310000 0 0 0 0 0
\r
2801 seg: 5 13 254000 0 0
\r
2802 vtx: 6 -490855000 448310000 11 0 0 0 0
\r
2803 connect: 2 2 1 2 0
\r
2804 vtx: 1 -520065000 402590000 11 0 0 0 0
\r
2805 seg: 1 13 254000 0 0
\r
2806 vtx: 2 -525145000 407670000 0 0 0 0 0
\r
2807 seg: 2 13 254000 0 0
\r
2808 vtx: 3 -525145000 412750000 11 0 0 0 0
\r
2810 net: "Xff$XMaster$XXgatebot$NN" 2 1 0 0 0 0 1
\r
2811 pin: 1 IC_1_CD4007_1.9
\r
2813 connect: 1 1 0 3 0
\r
2814 vtx: 1 -525145000 504190000 11 0 0 0 0
\r
2815 seg: 1 13 254000 0 0
\r
2816 vtx: 2 -524948658 504386342 0 0 0 0 0
\r
2817 seg: 2 13 254000 0 0
\r
2818 vtx: 3 -524948658 515423658 0 0 0 0 0
\r
2819 seg: 3 13 254000 0 0
\r
2820 vtx: 4 -526415000 516890000 11 0 0 0 0
\r
2822 net: "Xff$XMaster$XXstiD$NTI_Out" 2 1 0 0 0 0 1
\r
2823 pin: 1 IC_2_CD4007_1.8
\r
2825 connect: 1 1 0 5 0
\r
2826 vtx: 1 -518795000 529590000 11 0 0 0 0
\r
2827 seg: 1 12 254000 0 0
\r
2828 vtx: 2 -517334500 531050500 0 0 0 0 0
\r
2829 seg: 2 12 254000 0 0
\r
2830 vtx: 3 -512699508 531050500 0 0 0 0 0
\r
2831 seg: 3 12 254000 0 0
\r
2832 vtx: 4 -507982728 526333720 0 0 0 0 0
\r
2833 seg: 4 12 254000 0 0
\r
2834 vtx: 5 -507982728 516237728 0 0 0 0 0
\r
2835 seg: 5 12 254000 0 0
\r
2836 vtx: 6 -506095000 514350000 11 0 0 0 0
\r
2838 net: "Q4" 2 1 0 0 0 0 1
\r
2841 connect: 1 1 0 1 0
\r
2842 vtx: 1 -412115000 379095000 11 0 0 0 0
\r
2843 seg: 1 12 254000 0 0
\r
2844 vtx: 2 -412115000 381635000 11 0 0 0 0
\r
2846 net: "Xff$XMaster$XXgatetop$NN_$G1_$G3" 2 1 0 0 0 0 1
\r
2847 pin: 1 IC_5_CD4007_4.9
\r
2849 connect: 1 1 0 3 0
\r
2850 vtx: 1 -374015000 389890000 11 0 0 0 0
\r
2851 seg: 1 13 254000 0 0
\r
2852 vtx: 2 -370010182 385885436 0 0 0 0 0
\r
2853 seg: 2 13 254000 0 0
\r
2854 vtx: 3 -362779564 385885436 0 0 0 0 0
\r
2855 seg: 3 13 254000 0 0
\r
2856 vtx: 4 -358775000 389890000 11 0 0 0 0
\r
2858 net: "Xff$XMaster$XXlatch$NN_$G1_$G3" 2 1 0 0 0 0 1
\r
2859 pin: 1 IC_0_CD4007_4.9
\r
2861 connect: 1 1 0 5 0
\r
2862 vtx: 1 -418465000 412750000 11 0 0 0 0
\r
2863 seg: 1 12 254000 0 0
\r
2864 vtx: 2 -420182548 411032452 0 0 0 0 0
\r
2865 seg: 2 12 254000 0 0
\r
2866 vtx: 3 -424254930 411032452 0 0 0 0 0
\r
2867 seg: 3 12 254000 0 0
\r
2868 vtx: 4 -425530010 412307532 0 0 0 0 0
\r
2869 seg: 4 12 254000 0 0
\r
2870 vtx: 5 -425530010 419815010 0 0 0 0 0
\r
2871 seg: 5 12 254000 0 0
\r
2872 vtx: 6 -446405000 440690000 11 0 0 0 0
\r
2874 net: "Xff$XMaster$XXgatetop$NI_$G1_$G3" 2 1 0 0 0 0 1
\r
2875 pin: 1 IC_5_CD4007_4.4
\r
2876 pin: 2 IC_5_CD4007_4.8
\r
2877 connect: 1 1 0 1 0
\r
2878 vtx: 1 -358775000 387350000 11 0 0 0 0
\r
2879 seg: 1 12 254000 0 0
\r
2880 vtx: 2 -366395000 394970000 11 0 0 0 0
\r
2882 net: "Xff$XMaster$XXlatch$NI_$G1_$G3" 2 1 0 0 0 0 1
\r
2883 pin: 1 IC_0_CD4007_4.4
\r
2884 pin: 2 IC_0_CD4007_4.8
\r
2885 connect: 1 1 0 1 0
\r
2886 vtx: 1 -446405000 438150000 11 0 0 0 0
\r
2887 seg: 1 13 254000 0 0
\r
2888 vtx: 2 -454025000 445770000 11 0 0 0 0
\r
2890 net: "Xff$XSlave$XXgatebot$NN_$G1_$G3" 2 1 0 0 0 0 1
\r
2891 pin: 1 IC_7_CD4007_4.9
\r
2893 connect: 1 1 0 1 0
\r
2894 vtx: 1 -396875000 389890000 11 0 0 0 0
\r
2895 seg: 1 12 254000 0 0
\r
2896 vtx: 2 -403225000 389890000 11 0 0 0 0
\r
2898 net: "Xff$XSlave$XXgatebot$NI_$G1_$G3" 2 1 0 0 0 0 1
\r
2899 pin: 1 IC_7_CD4007_4.4
\r
2900 pin: 2 IC_7_CD4007_4.8
\r
2901 connect: 1 1 0 1 0
\r
2902 vtx: 1 -403225000 387350000 11 0 0 0 0
\r
2903 seg: 1 12 254000 0 0
\r
2904 vtx: 2 -410845000 394970000 11 0 0 0 0
\r
2906 net: "Xff$XMaster$_D_$G1_$G3" 3 2 0 0 0 0 1
\r
2907 pin: 1 IC_1_CD4007_4.6
\r
2910 connect: 1 2 0 3 0
\r
2911 vtx: 1 -417195000 440690000 11 0 0 0 0
\r
2912 seg: 1 12 254000 0 0
\r
2913 vtx: 2 -421195500 436689500 0 0 0 0 0
\r
2914 seg: 2 12 254000 0 0
\r
2915 vtx: 3 -428434500 436689500 0 0 0 0 0
\r
2916 seg: 3 12 254000 0 0
\r
2917 vtx: 4 -432435000 440690000 11 0 0 0 0
\r
2918 connect: 2 2 1 2 0
\r
2919 vtx: 1 -417195000 440690000 11 0 0 0 0
\r
2920 seg: 1 13 254000 0 0
\r
2921 vtx: 2 -417195000 430530000 0 0 0 0 0
\r
2922 seg: 2 13 254000 0 0
\r
2923 vtx: 3 -419735000 427990000 11 0 0 0 0
\r
2925 net: "Xff$XXstiCLK$NTI_Out_$G1" 2 1 0 0 0 0 1
\r
2926 pin: 1 X_IC_9_CD4007_2.8
\r
2928 connect: 1 1 0 2 0
\r
2929 vtx: 1 -540385000 389890000 11 0 0 0 0
\r
2930 seg: 1 12 254000 0 0
\r
2931 vtx: 2 -542925000 387350000 0 0 0 0 0
\r
2932 seg: 2 12 254000 0 0
\r
2933 vtx: 3 -548005000 387350000 11 0 0 0 0
\r
2935 net: "Xff$XSlave$XXgatetop$NP_$G1" 3 2 0 0 0 0 1
\r
2936 pin: 1 IC_8_CD4007_2.1
\r
2937 pin: 2 IC_8_CD4007_2.13
\r
2939 connect: 1 1 0 3 0
\r
2940 vtx: 1 -526415000 400050000 11 0 0 0 0
\r
2941 seg: 1 12 254000 0 0
\r
2942 vtx: 2 -530034500 400050000 0 0 0 0 0
\r
2943 seg: 2 12 254000 0 0
\r
2944 vtx: 3 -532574500 402590000 0 0 0 0 0
\r
2945 seg: 3 12 254000 0 0
\r
2946 vtx: 4 -534035000 402590000 11 0 0 0 0
\r
2947 connect: 2 2 0 2 0
\r
2948 vtx: 1 -537845000 412750000 11 0 0 0 0
\r
2949 seg: 1 13 254000 0 0
\r
2950 vtx: 2 -534035000 408940000 0 0 0 0 0
\r
2951 seg: 2 13 254000 0 0
\r
2952 vtx: 3 -534035000 402590000 11 0 0 0 0
\r
2954 net: "Xff$XSlave$XXgatebot$NN" 2 1 0 0 0 0 1
\r
2955 pin: 1 IC_7_CD4007_1.9
\r
2957 connect: 1 1 0 1 0
\r
2958 vtx: 1 -498475000 466090000 11 0 0 0 0
\r
2959 seg: 1 12 254000 0 0
\r
2960 vtx: 2 -504825000 466090000 11 0 0 0 0
\r
2962 net: "Xff$XSlave$X_Xlatch$NP" 3 2 0 0 0 0 1
\r
2963 pin: 1 IC_4_CD4007_1.1
\r
2964 pin: 2 IC_4_CD4007_1.13
\r
2966 connect: 1 1 0 3 0
\r
2967 vtx: 1 -460375000 527050000 11 0 0 0 0
\r
2968 seg: 1 13 254000 0 0
\r
2969 vtx: 2 -465633308 527050000 0 0 0 0 13789
\r
2970 seg: 2 13 254000 0 0
\r
2971 vtx: 3 -467995000 529411692 0 0 0 0 0
\r
2972 seg: 3 13 254000 0 0
\r
2973 vtx: 4 -467995000 529590000 11 0 0 0 0
\r
2974 connect: 2 2 -1 2 0
\r
2975 vtx: 1 -473075000 504190000 11 0 0 0 0
\r
2976 seg: 1 13 254000 0 0
\r
2977 vtx: 2 -465633308 511631692 0 0 0 0 0
\r
2978 seg: 2 13 254000 0 0
\r
2979 vtx: 3 -465633308 527050000 0 0 0 0 13789
\r
2981 net: "Xff$XMaster$XXlatch$NN" 2 1 0 0 0 0 1
\r
2982 pin: 1 IC_0_CD4007_1.9
\r
2984 connect: 1 1 0 5 0
\r
2985 vtx: 1 -520065000 488950000 11 0 0 0 0
\r
2986 seg: 1 12 254000 0 0
\r
2987 vtx: 2 -521782548 487232452 0 0 0 0 0
\r
2988 seg: 2 12 254000 0 0
\r
2989 vtx: 3 -525854930 487232452 0 0 0 0 0
\r
2990 seg: 3 12 254000 0 0
\r
2991 vtx: 4 -527130010 488507532 0 0 0 0 0
\r
2992 seg: 4 12 254000 0 0
\r
2993 vtx: 5 -527130010 496015010 0 0 0 0 0
\r
2994 seg: 5 12 254000 0 0
\r
2995 vtx: 6 -548005000 516890000 11 0 0 0 0
\r
2997 net: "Xff$XMaster$X_Xlatch$NN_$G1_$G2" 2 1 0 0 0 0 1
\r
2998 pin: 1 IC_6_CD4007_3.9
\r
3000 connect: 1 1 0 6 0
\r
3001 vtx: 1 -448945000 496570000 11 0 0 0 0
\r
3002 seg: 1 12 254000 0 0
\r
3003 vtx: 2 -439271664 496570000 0 0 0 0 0
\r
3004 seg: 2 12 254000 0 0
\r
3005 vtx: 3 -415695638 472993974 0 0 0 0 0
\r
3006 seg: 3 12 254000 0 0
\r
3007 vtx: 4 -415695638 466321394 0 0 0 0 0
\r
3008 seg: 4 12 254000 0 0
\r
3009 vtx: 5 -410566870 461192626 0 0 0 0 0
\r
3010 seg: 5 12 254000 0 0
\r
3011 vtx: 6 -385262374 461192626 0 0 0 0 0
\r
3012 seg: 6 12 254000 0 0
\r
3013 vtx: 7 -380365000 466090000 11 0 0 0 0
\r
3015 net: "Xff$XMaster$_Q_storage_$G1_$G2" 3 2 0 0 0 0 1
\r
3016 pin: 1 IC_6_CD4007_3.6
\r
3019 connect: 1 2 0 7 0
\r
3020 vtx: 1 -436245000 504190000 11 0 0 0 0
\r
3021 seg: 1 12 254000 0 0
\r
3022 vtx: 2 -429311308 497256308 0 0 0 0 0
\r
3023 seg: 2 12 254000 0 0
\r
3024 vtx: 3 -429311308 491011464 0 0 0 0 0
\r
3025 seg: 3 12 254000 0 0
\r
3026 vtx: 4 -424643296 486343452 0 0 0 0 0
\r
3027 seg: 4 12 254000 0 0
\r
3028 vtx: 5 -409286202 486343452 0 0 0 0 0
\r
3029 seg: 5 12 254000 0 0
\r
3030 vtx: 6 -409117800 486511854 0 0 711200 355600 0
\r
3031 seg: 6 13 254000 0 0
\r
3032 vtx: 7 -408406854 486511854 0 0 0 0 0
\r
3033 seg: 7 13 254000 0 0
\r
3034 vtx: 8 -387985000 466090000 11 0 0 0 0
\r
3035 connect: 2 2 1 2 0
\r
3036 vtx: 1 -436245000 504190000 11 0 0 0 0
\r
3037 seg: 1 13 254000 0 0
\r
3038 vtx: 2 -436245000 514350000 0 0 0 0 0
\r
3039 seg: 2 13 254000 0 0
\r
3040 vtx: 3 -438785000 516890000 11 0 0 0 0
\r
3042 net: "Xff$XMaster$X_Xlatch$NI_$G1_$G2" 2 1 0 0 0 0 1
\r
3043 pin: 1 IC_6_CD4007_3.4
\r
3044 pin: 2 IC_6_CD4007_3.8
\r
3045 connect: 1 1 0 1 0
\r
3046 vtx: 1 -380365000 463550000 11 0 0 0 0
\r
3047 seg: 1 13 254000 0 0
\r
3048 vtx: 2 -387985000 471170000 11 0 0 0 0
\r
3050 net: "Xff$NC_01_$G1_$G2" 3 2 0 0 0 0 1
\r
3051 pin: 1 IC_0_CD4007_3.6
\r
3054 connect: 1 2 0 3 0
\r
3055 vtx: 1 -436245000 496570000 11 0 0 0 0
\r
3056 seg: 1 12 254000 0 0
\r
3057 vtx: 2 -451104000 511429000 0 0 0 0 0
\r
3058 seg: 2 12 254000 0 0
\r
3059 vtx: 3 -451104000 513969000 0 0 0 0 0
\r
3060 seg: 3 12 254000 0 0
\r
3061 vtx: 4 -454025000 516890000 11 0 0 0 0
\r
3062 connect: 2 2 1 4 0
\r
3063 vtx: 1 -436245000 496570000 11 0 0 0 0
\r
3064 seg: 1 12 254000 0 0
\r
3065 vtx: 2 -436245000 495429032 0 0 0 0 0
\r
3066 seg: 2 12 254000 0 0
\r
3067 vtx: 3 -425321222 484505254 0 0 0 0 0
\r
3068 seg: 3 12 254000 0 0
\r
3069 vtx: 4 -388619746 484505254 0 0 0 0 0
\r
3070 seg: 4 12 254000 0 0
\r
3071 vtx: 5 -384175000 488950000 11 0 0 0 0
\r
3073 net: "Xff$XSlave$XXgatebot$NN_$G1" 2 1 0 0 0 0 1
\r
3074 pin: 1 IC_7_CD4007_2.9
\r
3076 connect: 1 1 0 1 0
\r
3077 vtx: 1 -498475000 389890000 11 0 0 0 0
\r
3078 seg: 1 12 254000 0 0
\r
3079 vtx: 2 -504825000 389890000 11 0 0 0 0
\r
3081 net: "_Q_$G1" 4 3 0 0 0 0 1
\r
3082 pin: 1 IC_3_CD4007_2.6
\r
3086 connect: 1 2 0 5 0
\r
3087 vtx: 1 -474345000 453390000 11 0 0 0 0
\r
3088 seg: 1 13 254000 0 0
\r
3089 vtx: 2 -474345000 444969392 0 0 0 0 0
\r
3090 seg: 2 13 254000 0 0
\r
3091 vtx: 3 -482635560 436678832 0 0 0 0 0
\r
3092 seg: 3 13 254000 0 0
\r
3093 vtx: 4 -483314502 436678832 0 0 0 0 7561
\r
3094 seg: 4 13 254000 0 0
\r
3095 vtx: 5 -486843832 436678832 0 0 0 0 0
\r
3096 seg: 5 13 254000 0 0
\r
3097 vtx: 6 -490855000 440690000 11 0 0 0 0
\r
3098 connect: 2 3 1 5 0
\r
3099 vtx: 1 -461010000 419100000 11 0 0 0 0
\r
3100 seg: 1 12 254000 0 0
\r
3101 vtx: 2 -459596490 420513510 0 0 0 0 0
\r
3102 seg: 2 12 254000 0 0
\r
3103 vtx: 3 -459596490 422203880 0 0 0 0 0
\r
3104 seg: 3 12 254000 0 0
\r
3105 vtx: 4 -463664300 426271690 0 0 0 0 0
\r
3106 seg: 4 12 254000 0 0
\r
3107 vtx: 5 -484056690 426271690 0 0 0 0 0
\r
3108 seg: 5 12 254000 0 0
\r
3109 vtx: 6 -485775000 427990000 11 0 0 0 0
\r
3110 connect: 3 1 -1 2 0
\r
3111 vtx: 1 -485775000 427990000 11 0 0 0 0
\r
3112 seg: 1 13 254000 0 0
\r
3113 vtx: 2 -483314502 430450498 0 0 0 0 0
\r
3114 seg: 2 13 254000 0 0
\r
3115 vtx: 3 -483314502 436678832 0 0 0 0 7561
\r
3117 net: "Xff$XMaster$XXstiD$PTI_Out" 2 1 0 0 0 0 1
\r
3118 pin: 1 IC_2_CD4007_1.13
\r
3120 connect: 1 1 0 3 0
\r
3121 vtx: 1 -508635000 504190000 11 0 0 0 0
\r
3122 seg: 1 13 254000 0 0
\r
3123 vtx: 2 -508766826 504321826 0 0 0 0 0
\r
3124 seg: 2 13 254000 0 0
\r
3125 vtx: 3 -508766826 524378174 0 0 0 0 0
\r
3126 seg: 3 13 254000 0 0
\r
3127 vtx: 4 -506095000 527050000 11 0 0 0 0
\r
3129 net: "Xff$XMaster$XXgatebot$NP" 3 2 0 0 0 0 1
\r
3130 pin: 1 IC_1_CD4007_1.1
\r
3131 pin: 2 IC_1_CD4007_1.13
\r
3133 connect: 1 2 0 1 0
\r
3134 vtx: 1 -540385000 529590000 11 0 0 0 0
\r
3135 seg: 1 12 254000 0 0
\r
3136 vtx: 2 -534035000 529590000 11 0 0 0 0
\r
3137 connect: 2 1 0 3 0
\r
3138 vtx: 1 -526415000 527050000 11 0 0 0 0
\r
3139 seg: 1 13 254000 0 0
\r
3140 vtx: 2 -530034500 527050000 0 0 0 0 0
\r
3141 seg: 2 13 254000 0 0
\r
3142 vtx: 3 -532574500 529590000 0 0 0 0 0
\r
3143 seg: 3 13 254000 0 0
\r
3144 vtx: 4 -534035000 529590000 11 0 0 0 0
\r
3146 net: "Xff$XSlave$XXstiD$NTI_Out" 2 1 0 0 0 0 1
\r
3147 pin: 1 IC_2_CD4007_1.5
\r
3149 connect: 1 1 0 4 0
\r
3150 vtx: 1 -532765000 496570000 11 0 0 0 0
\r
3151 seg: 1 13 254000 0 0
\r
3152 vtx: 2 -526521172 496570000 0 0 0 0 0
\r
3153 seg: 2 13 254000 0 0
\r
3154 vtx: 3 -516075422 507015750 0 0 0 0 0
\r
3155 seg: 3 13 254000 0 0
\r
3156 vtx: 4 -516075422 517069578 0 0 0 0 0
\r
3157 seg: 4 13 254000 0 0
\r
3158 vtx: 5 -513715000 519430000 11 0 0 0 0
\r
3160 net: "Xff$XMaster$X_Xlatch$NN_$G1_$G3" 2 1 0 0 0 0 1
\r
3161 pin: 1 IC_6_CD4007_4.9
\r
3163 connect: 1 1 0 6 0
\r
3164 vtx: 1 -448945000 420370000 11 0 0 0 0
\r
3165 seg: 1 12 254000 0 0
\r
3166 vtx: 2 -439271664 420370000 0 0 0 0 0
\r
3167 seg: 2 12 254000 0 0
\r
3168 vtx: 3 -415695638 396793974 0 0 0 0 0
\r
3169 seg: 3 12 254000 0 0
\r
3170 vtx: 4 -415695638 390121394 0 0 0 0 0
\r
3171 seg: 4 12 254000 0 0
\r
3172 vtx: 5 -410566870 384992626 0 0 0 0 0
\r
3173 seg: 5 12 254000 0 0
\r
3174 vtx: 6 -385262374 384992626 0 0 0 0 0
\r
3175 seg: 6 12 254000 0 0
\r
3176 vtx: 7 -380365000 389890000 11 0 0 0 0
\r
3178 net: "Xff$XMaster$_Q_storage_$G1_$G3" 3 2 0 0 0 0 1
\r
3179 pin: 1 IC_6_CD4007_4.6
\r
3182 connect: 1 2 0 7 0
\r
3183 vtx: 1 -436245000 427990000 11 0 0 0 0
\r
3184 seg: 1 12 254000 0 0
\r
3185 vtx: 2 -429311308 421056308 0 0 0 0 0
\r
3186 seg: 2 12 254000 0 0
\r
3187 vtx: 3 -429311308 414811464 0 0 0 0 0
\r
3188 seg: 3 12 254000 0 0
\r
3189 vtx: 4 -424643296 410143452 0 0 0 0 0
\r
3190 seg: 4 12 254000 0 0
\r
3191 vtx: 5 -409286202 410143452 0 0 0 0 0
\r
3192 seg: 5 12 254000 0 0
\r
3193 vtx: 6 -409117800 410311854 0 0 711200 355600 0
\r
3194 seg: 6 13 254000 0 0
\r
3195 vtx: 7 -408406854 410311854 0 0 0 0 0
\r
3196 seg: 7 13 254000 0 0
\r
3197 vtx: 8 -387985000 389890000 11 0 0 0 0
\r
3198 connect: 2 2 1 2 0
\r
3199 vtx: 1 -436245000 427990000 11 0 0 0 0
\r
3200 seg: 1 13 254000 0 0
\r
3201 vtx: 2 -436245000 438150000 0 0 0 0 0
\r
3202 seg: 2 13 254000 0 0
\r
3203 vtx: 3 -438785000 440690000 11 0 0 0 0
\r
3205 net: "Xff$XMaster$X_Xlatch$NI_$G1_$G3" 2 1 0 0 0 0 1
\r
3206 pin: 1 IC_6_CD4007_4.4
\r
3207 pin: 2 IC_6_CD4007_4.8
\r
3208 connect: 1 1 0 1 0
\r
3209 vtx: 1 -380365000 387350000 11 0 0 0 0
\r
3210 seg: 1 13 254000 0 0
\r
3211 vtx: 2 -387985000 394970000 11 0 0 0 0
\r
3213 net: "Xff$NC_01_$G1_$G3" 3 2 0 0 0 0 1
\r
3214 pin: 1 IC_0_CD4007_4.6
\r
3217 connect: 1 2 0 3 0
\r
3218 vtx: 1 -436245000 420370000 11 0 0 0 0
\r
3219 seg: 1 12 254000 0 0
\r
3220 vtx: 2 -451104000 435229000 0 0 0 0 0
\r
3221 seg: 2 12 254000 0 0
\r
3222 vtx: 3 -451104000 437769000 0 0 0 0 0
\r
3223 seg: 3 12 254000 0 0
\r
3224 vtx: 4 -454025000 440690000 11 0 0 0 0
\r
3225 connect: 2 2 1 4 0
\r
3226 vtx: 1 -436245000 420370000 11 0 0 0 0
\r
3227 seg: 1 12 254000 0 0
\r
3228 vtx: 2 -436245000 419229032 0 0 0 0 0
\r
3229 seg: 2 12 254000 0 0
\r
3230 vtx: 3 -425321222 408305254 0 0 0 0 0
\r
3231 seg: 3 12 254000 0 0
\r
3232 vtx: 4 -388619746 408305254 0 0 0 0 0
\r
3233 seg: 4 12 254000 0 0
\r
3234 vtx: 5 -384175000 412750000 11 0 0 0 0
\r
3236 net: "Xff$XSlave$X_Xlatch$NN_$G1" 2 1 0 0 0 0 1
\r
3237 pin: 1 IC_4_CD4007_2.9
\r
3239 connect: 1 1 0 5 0
\r
3240 vtx: 1 -474345000 440690000 11 0 0 0 0
\r
3241 seg: 1 12 254000 0 0
\r
3242 vtx: 2 -470339166 436684166 0 0 0 0 0
\r
3243 seg: 2 12 254000 0 0
\r
3244 vtx: 3 -459761082 436684166 0 0 0 0 0
\r
3245 seg: 3 12 254000 0 0
\r
3246 vtx: 4 -458911706 437533542 0 0 0 0 0
\r
3247 seg: 4 12 254000 0 0
\r
3248 vtx: 5 -458911706 439226706 0 0 0 0 0
\r
3249 seg: 5 12 254000 0 0
\r
3250 vtx: 6 -460375000 440690000 11 0 0 0 0
\r
3252 net: "Xff$XSlave$XXgatebot$NP" 3 2 0 0 0 0 1
\r
3253 pin: 1 IC_7_CD4007_1.1
\r
3254 pin: 2 IC_7_CD4007_1.13
\r
3256 connect: 1 1 0 3 0
\r
3257 vtx: 1 -504825000 476250000 11 0 0 0 0
\r
3258 seg: 1 13 254000 0 0
\r
3259 vtx: 2 -508444500 476250000 0 0 0 0 0
\r
3260 seg: 2 13 254000 0 0
\r
3261 vtx: 3 -510984500 478790000 0 0 0 0 0
\r
3262 seg: 3 13 254000 0 0
\r
3263 vtx: 4 -512445000 478790000 11 0 0 0 0
\r
3264 connect: 2 2 0 1 0
\r
3265 vtx: 1 -512445000 496570000 11 0 0 0 0
\r
3266 seg: 1 13 254000 0 0
\r
3267 vtx: 2 -512445000 478790000 11 0 0 0 0
\r
3269 net: "Xff$XMaster$XXgatetop$NN" 2 1 0 0 0 0 1
\r
3270 pin: 1 IC_5_CD4007_1.9
\r
3272 connect: 1 1 0 3 0
\r
3273 vtx: 1 -475615000 466090000 11 0 0 0 0
\r
3274 seg: 1 13 254000 0 0
\r
3275 vtx: 2 -471610182 462085436 0 0 0 0 0
\r
3276 seg: 2 13 254000 0 0
\r
3277 vtx: 3 -464379564 462085436 0 0 0 0 0
\r
3278 seg: 3 13 254000 0 0
\r
3279 vtx: 4 -460375000 466090000 11 0 0 0 0
\r
3281 net: "Xff$XMaster$_Q_storage" 3 2 0 0 0 0 1
\r
3282 pin: 1 IC_6_CD4007_1.6
\r
3285 connect: 1 2 0 7 0
\r
3286 vtx: 1 -537845000 504190000 11 0 0 0 0
\r
3287 seg: 1 12 254000 0 0
\r
3288 vtx: 2 -530911308 497256308 0 0 0 0 0
\r
3289 seg: 2 12 254000 0 0
\r
3290 vtx: 3 -530911308 491011464 0 0 0 0 0
\r
3291 seg: 3 12 254000 0 0
\r
3292 vtx: 4 -526243296 486343452 0 0 0 0 0
\r
3293 seg: 4 12 254000 0 0
\r
3294 vtx: 5 -510886202 486343452 0 0 0 0 0
\r
3295 seg: 5 12 254000 0 0
\r
3296 vtx: 6 -510717800 486511854 0 0 711200 355600 0
\r
3297 seg: 6 13 254000 0 0
\r
3298 vtx: 7 -510006854 486511854 0 0 0 0 0
\r
3299 seg: 7 13 254000 0 0
\r
3300 vtx: 8 -489585000 466090000 11 0 0 0 0
\r
3301 connect: 2 2 1 2 0
\r
3302 vtx: 1 -537845000 504190000 11 0 0 0 0
\r
3303 seg: 1 13 254000 0 0
\r
3304 vtx: 2 -537845000 514350000 0 0 0 0 0
\r
3305 seg: 2 13 254000 0 0
\r
3306 vtx: 3 -540385000 516890000 11 0 0 0 0
\r
3308 net: "Xff$XMaster$XXlatch$NP" 3 2 0 0 0 0 1
\r
3309 pin: 1 IC_0_CD4007_1.1
\r
3310 pin: 2 IC_0_CD4007_1.13
\r
3312 connect: 1 1 0 3 0
\r
3313 vtx: 1 -548005000 527050000 11 0 0 0 0
\r
3314 seg: 1 13 254000 0 0
\r
3315 vtx: 2 -550307764 529352764 0 0 0 0 0
\r
3316 seg: 2 13 254000 0 0
\r
3317 vtx: 3 -555625000 529352764 0 0 0 0 32643
\r
3318 seg: 3 13 254000 0 0
\r
3319 vtx: 4 -555625000 529590000 11 0 0 0 0
\r
3320 connect: 2 2 -1 4 0
\r
3321 vtx: 1 -542925000 504190000 11 0 0 0 0
\r
3322 seg: 1 13 254000 0 0
\r
3323 vtx: 2 -547534592 504190000 0 0 0 0 0
\r
3324 seg: 2 13 254000 0 0
\r
3325 vtx: 3 -557101248 513756910 0 0 0 0 0
\r
3326 seg: 3 13 254000 0 0
\r
3327 vtx: 4 -557101248 527876516 0 0 0 0 0
\r
3328 seg: 4 13 254000 0 0
\r
3329 vtx: 5 -555625000 529352764 0 0 0 0 32643
\r
3331 net: "Xff$XSlave$XXstiD$PTI_Out" 2 1 0 0 0 0 1
\r
3332 pin: 1 IC_2_CD4007_1.1
\r
3334 connect: 1 1 0 4 0
\r
3335 vtx: 1 -503555000 488950000 11 0 0 0 0
\r
3336 seg: 1 13 254000 0 0
\r
3337 vtx: 2 -503555000 495939826 0 0 0 0 0
\r
3338 seg: 2 13 254000 0 0
\r
3339 vtx: 3 -510356612 502741438 0 0 0 0 0
\r
3340 seg: 3 13 254000 0 0
\r
3341 vtx: 4 -510356612 526231612 0 0 0 0 0
\r
3342 seg: 4 13 254000 0 0
\r
3343 vtx: 5 -513715000 529590000 11 0 0 0 0
\r
3345 net: "_Q$G_0" 4 3 0 0 0 0 1
\r
3346 pin: 1 IC_3_CD4007_1.6
\r
3350 connect: 1 2 0 5 0
\r
3351 vtx: 1 -474345000 529590000 11 0 0 0 0
\r
3352 seg: 1 13 254000 0 0
\r
3353 vtx: 2 -474345000 521169392 0 0 0 0 0
\r
3354 seg: 2 13 254000 0 0
\r
3355 vtx: 3 -482635560 512878832 0 0 0 0 0
\r
3356 seg: 3 13 254000 0 0
\r
3357 vtx: 4 -483314502 512878832 0 0 0 0 24750
\r
3358 seg: 4 13 254000 0 0
\r
3359 vtx: 5 -486843832 512878832 0 0 0 0 0
\r
3360 seg: 5 13 254000 0 0
\r
3361 vtx: 6 -490855000 516890000 11 0 0 0 0
\r
3362 connect: 2 3 1 5 0
\r
3363 vtx: 1 -461010000 495300000 11 0 0 0 0
\r
3364 seg: 1 12 254000 0 0
\r
3365 vtx: 2 -459596490 496713510 0 0 0 0 0
\r
3366 seg: 2 12 254000 0 0
\r
3367 vtx: 3 -459596490 498403880 0 0 0 0 0
\r
3368 seg: 3 12 254000 0 0
\r
3369 vtx: 4 -463664300 502471690 0 0 0 0 0
\r
3370 seg: 4 12 254000 0 0
\r
3371 vtx: 5 -484056690 502471690 0 0 0 0 0
\r
3372 seg: 5 12 254000 0 0
\r
3373 vtx: 6 -485775000 504190000 11 0 0 0 0
\r
3374 connect: 3 1 -1 2 0
\r
3375 vtx: 1 -485775000 504190000 11 0 0 0 0
\r
3376 seg: 1 13 254000 0 0
\r
3377 vtx: 2 -483314502 506650498 0 0 0 0 0
\r
3378 seg: 2 13 254000 0 0
\r
3379 vtx: 3 -483314502 512878832 0 0 0 0 24750
\r
3381 net: "Xff$XSlave$XXlatch$NP_$G1_$G2" 3 2 0 0 0 0 1
\r
3382 pin: 1 IC_3_CD4007_3.1
\r
3383 pin: 2 IC_3_CD4007_3.13
\r
3385 connect: 1 1 0 3 0
\r
3386 vtx: 1 -381635000 527050000 11 0 0 0 0
\r
3387 seg: 1 12 254000 0 0
\r
3388 vtx: 2 -385254500 527050000 0 0 0 0 0
\r
3389 seg: 2 12 254000 0 0
\r
3390 vtx: 3 -387794500 529590000 0 0 0 0 0
\r
3391 seg: 3 12 254000 0 0
\r
3392 vtx: 4 -389255000 529590000 11 0 0 0 0
\r
3393 connect: 2 2 0 1 0
\r
3394 vtx: 1 -395605000 529590000 11 0 0 0 0
\r
3395 seg: 1 12 254000 0 0
\r
3396 vtx: 2 -389255000 529590000 11 0 0 0 0
\r
3398 net: "Xff$XMaster$X_Xlatch$NI_$G1" 2 1 0 0 0 0 1
\r
3399 pin: 1 IC_6_CD4007_2.4
\r
3400 pin: 2 IC_6_CD4007_2.8
\r
3401 connect: 1 1 0 1 0
\r
3402 vtx: 1 -481965000 387350000 11 0 0 0 0
\r
3403 seg: 1 13 254000 0 0
\r
3404 vtx: 2 -489585000 394970000 11 0 0 0 0
\r
3406 net: "Xff$XSlave$XXgatebot$NP_$G1" 3 2 0 0 0 0 1
\r
3407 pin: 1 IC_7_CD4007_2.1
\r
3408 pin: 2 IC_7_CD4007_2.13
\r
3410 connect: 1 1 0 3 0
\r
3411 vtx: 1 -504825000 400050000 11 0 0 0 0
\r
3412 seg: 1 13 254000 0 0
\r
3413 vtx: 2 -508444500 400050000 0 0 0 0 0
\r
3414 seg: 2 13 254000 0 0
\r
3415 vtx: 3 -510984500 402590000 0 0 0 0 0
\r
3416 seg: 3 13 254000 0 0
\r
3417 vtx: 4 -512445000 402590000 11 0 0 0 0
\r
3418 connect: 2 2 0 1 0
\r
3419 vtx: 1 -512445000 420370000 11 0 0 0 0
\r
3420 seg: 1 13 254000 0 0
\r
3421 vtx: 2 -512445000 402590000 11 0 0 0 0
\r
3423 net: "Xff$XSlave$XXgatetop$NN" 2 1 0 0 0 0 1
\r
3424 pin: 1 IC_8_CD4007_1.9
\r
3426 connect: 1 1 0 1 0
\r
3427 vtx: 1 -520065000 466090000 11 0 0 0 0
\r
3428 seg: 1 12 254000 0 0
\r
3429 vtx: 2 -526415000 466090000 11 0 0 0 0
\r
3431 net: "$G_Vdd" 5 4 0 0 0 0 1
\r
3437 connect: 1 1 0 3 0
\r
3438 vtx: 1 -483235000 379095000 11 0 0 0 0
\r
3439 seg: 1 12 254000 0 0
\r
3440 vtx: 2 -483489000 379349000 0 0 0 0 0
\r
3441 seg: 2 12 254000 0 0
\r
3442 vtx: 3 -483235000 379603000 0 0 0 0 0
\r
3443 seg: 3 12 254000 0 0
\r
3444 vtx: 4 -483235000 381635000 11 0 0 0 0
\r
3445 connect: 2 2 0 3 0
\r
3446 vtx: 1 -480695000 381635000 11 0 0 0 0
\r
3447 seg: 1 12 254000 0 0
\r
3448 vtx: 2 -480949000 381381000 0 0 0 0 0
\r
3449 seg: 2 12 254000 0 0
\r
3450 vtx: 3 -481203000 381635000 0 0 0 0 0
\r
3451 seg: 3 12 254000 0 0
\r
3452 vtx: 4 -483235000 381635000 11 0 0 0 0
\r
3453 connect: 3 3 2 4 0
\r
3454 vtx: 1 -480695000 379095000 11 0 0 0 0
\r
3455 seg: 1 12 254000 0 0
\r
3456 vtx: 2 -480695000 379603000 0 0 0 0 0
\r
3457 seg: 2 12 254000 0 0
\r
3458 vtx: 3 -480441000 379857000 0 0 0 0 0
\r
3459 seg: 3 12 254000 0 0
\r
3460 vtx: 4 -480441000 381889000 0 0 0 0 0
\r
3461 seg: 4 12 254000 0 0
\r
3462 vtx: 5 -480695000 381635000 11 0 0 0 0
\r
3463 connect: 4 4 3 4 0
\r
3464 vtx: 1 -455295000 379095000 11 0 0 0 0
\r
3465 seg: 1 12 254000 0 0
\r
3466 vtx: 2 -455295000 377190000 0 0 0 0 0
\r
3467 seg: 2 12 254000 0 0
\r
3468 vtx: 3 -480695000 377190000 0 0 0 0 0
\r
3469 seg: 3 12 254000 0 0
\r
3470 vtx: 4 -480695000 377825000 0 0 0 0 0
\r
3471 seg: 4 12 254000 0 0
\r
3472 vtx: 5 -480695000 379095000 11 0 0 0 0
\r
3474 net: "$G_Vss" 5 4 0 0 0 0 1
\r
3480 connect: 1 1 0 1 0
\r
3481 vtx: 1 -473075000 379095000 11 0 0 0 0
\r
3482 seg: 1 12 254000 0 0
\r
3483 vtx: 2 -473075000 381635000 11 0 0 0 0
\r
3484 connect: 2 2 0 1 0
\r
3485 vtx: 1 -470535000 381635000 11 0 0 0 0
\r
3486 seg: 1 12 254000 0 0
\r
3487 vtx: 2 -473075000 381635000 11 0 0 0 0
\r
3488 connect: 3 3 2 2 0
\r
3489 vtx: 1 -470535000 379095000 11 0 0 0 0
\r
3490 seg: 1 12 254000 0 0
\r
3491 vtx: 2 -470535000 380365000 0 0 0 0 0
\r
3492 seg: 2 12 254000 0 0
\r
3493 vtx: 3 -470535000 381635000 11 0 0 0 0
\r
3494 connect: 4 4 2 1 0
\r
3495 vtx: 1 -455295000 381635000 11 0 0 0 0
\r
3496 seg: 1 12 254000 0 0
\r
3497 vtx: 2 -470535000 381635000 11 0 0 0 0
\r
3499 net: "Xff$XSlave$XXlatch$NP_$G1_$G3" 3 2 0 0 0 0 1
\r
3500 pin: 1 IC_3_CD4007_4.1
\r
3501 pin: 2 IC_3_CD4007_4.13
\r
3503 connect: 1 1 0 3 0
\r
3504 vtx: 1 -381635000 450850000 11 0 0 0 0
\r
3505 seg: 1 12 254000 0 0
\r
3506 vtx: 2 -385254500 450850000 0 0 0 0 0
\r
3507 seg: 2 12 254000 0 0
\r
3508 vtx: 3 -387794500 453390000 0 0 0 0 0
\r
3509 seg: 3 12 254000 0 0
\r
3510 vtx: 4 -389255000 453390000 11 0 0 0 0
\r
3511 connect: 2 2 0 1 0
\r
3512 vtx: 1 -395605000 453390000 11 0 0 0 0
\r
3513 seg: 1 12 254000 0 0
\r
3514 vtx: 2 -389255000 453390000 11 0 0 0 0
\r
3516 net: "Xff$XSlave$XXgatetop$NP_$G1_$G2" 3 2 0 0 0 0 1
\r
3517 pin: 1 IC_8_CD4007_3.1
\r
3518 pin: 2 IC_8_CD4007_3.13
\r
3520 connect: 1 1 0 3 0
\r
3521 vtx: 1 -424815000 476250000 11 0 0 0 0
\r
3522 seg: 1 12 254000 0 0
\r
3523 vtx: 2 -428434500 476250000 0 0 0 0 0
\r
3524 seg: 2 12 254000 0 0
\r
3525 vtx: 3 -430974500 478790000 0 0 0 0 0
\r
3526 seg: 3 12 254000 0 0
\r
3527 vtx: 4 -432435000 478790000 11 0 0 0 0
\r
3528 connect: 2 2 0 2 0
\r
3529 vtx: 1 -436245000 488950000 11 0 0 0 0
\r
3530 seg: 1 13 254000 0 0
\r
3531 vtx: 2 -432435000 485140000 0 0 0 0 0
\r
3532 seg: 2 13 254000 0 0
\r
3533 vtx: 3 -432435000 478790000 11 0 0 0 0
\r
3535 net: "Xff$XSlave$Q_storage_$G1_$G2" 3 2 0 0 0 0 1
\r
3536 pin: 1 IC_3_CD4007_3.3
\r
3539 connect: 1 1 0 5 0
\r
3540 vtx: 1 -423545000 488950000 11 0 0 0 0
\r
3541 seg: 1 12 254000 0 0
\r
3542 vtx: 2 -423545000 493922304 0 0 0 0 0
\r
3543 seg: 2 12 254000 0 0
\r
3544 vtx: 3 -407882852 509584452 0 0 0 0 0
\r
3545 seg: 3 12 254000 0 0
\r
3546 vtx: 4 -406049226 509584452 0 0 711200 355600 0
\r
3547 seg: 4 13 254000 0 0
\r
3548 vtx: 5 -391123678 524510000 0 0 0 0 0
\r
3549 seg: 5 13 254000 0 0
\r
3550 vtx: 6 -389255000 524510000 11 0 0 0 0
\r
3551 connect: 2 2 1 2 0
\r
3552 vtx: 1 -418465000 478790000 11 0 0 0 0
\r
3553 seg: 1 13 254000 0 0
\r
3554 vtx: 2 -423545000 483870000 0 0 0 0 0
\r
3555 seg: 2 13 254000 0 0
\r
3556 vtx: 3 -423545000 488950000 11 0 0 0 0
\r
3558 net: "D_$G1_$G2" 3 2 0 0 0 0 1
\r
3559 pin: 1 IC_5_CD4007_3.3
\r
3560 pin: 2 IC_2_CD4007_3.6
\r
3562 connect: 1 2 0 5 0
\r
3563 vtx: 1 -361950000 497840000 11 0 0 0 0
\r
3564 seg: 1 13 254000 0 0
\r
3565 vtx: 2 -360552746 499237254 0 0 0 0 0
\r
3566 seg: 2 13 254000 0 0
\r
3567 vtx: 3 -358827832 499237254 0 0 0 0 0
\r
3568 seg: 3 13 254000 0 0
\r
3569 vtx: 4 -358011222 498420644 0 0 0 0 0
\r
3570 seg: 4 13 254000 0 0
\r
3571 vtx: 5 -358011222 482093778 0 0 0 0 0
\r
3572 seg: 5 13 254000 0 0
\r
3573 vtx: 6 -366395000 473710000 11 0 0 0 0
\r
3574 connect: 2 2 1 6 0
\r
3575 vtx: 1 -361950000 497840000 11 0 0 0 0
\r
3576 seg: 1 12 254000 0 0
\r
3577 vtx: 2 -364803436 500693436 0 0 0 0 0
\r
3578 seg: 2 12 254000 0 0
\r
3579 vtx: 3 -399619470 500693436 0 0 0 0 0
\r
3580 seg: 3 12 254000 0 0
\r
3581 vtx: 4 -404931626 506005846 0 0 0 0 0
\r
3582 seg: 4 12 254000 0 0
\r
3583 vtx: 5 -404931626 510047494 0 0 0 0 0
\r
3584 seg: 5 12 254000 0 0
\r
3585 vtx: 6 -411774132 516890000 0 0 0 0 0
\r
3586 seg: 6 12 254000 0 0
\r
3587 vtx: 7 -412115000 516890000 11 0 0 0 0
\r
3589 net: "Xff$XMaster$XXgatebot$NN_$G1_$G2" 2 1 0 0 0 0 1
\r
3590 pin: 1 IC_1_CD4007_3.9
\r
3592 connect: 1 1 0 3 0
\r
3593 vtx: 1 -423545000 504190000 11 0 0 0 0
\r
3594 seg: 1 13 254000 0 0
\r
3595 vtx: 2 -423348658 504386342 0 0 0 0 0
\r
3596 seg: 2 13 254000 0 0
\r
3597 vtx: 3 -423348658 515423658 0 0 0 0 0
\r
3598 seg: 3 13 254000 0 0
\r
3599 vtx: 4 -424815000 516890000 11 0 0 0 0
\r
3601 net: "Xff$XMaster$XXstiD$PTI_Out_$G1" 2 1 0 0 0 0 1
\r
3602 pin: 1 IC_2_CD4007_2.13
\r
3604 connect: 1 1 0 3 0
\r
3605 vtx: 1 -508635000 427990000 11 0 0 0 0
\r
3606 seg: 1 13 254000 0 0
\r
3607 vtx: 2 -508766826 428121826 0 0 0 0 0
\r
3608 seg: 2 13 254000 0 0
\r
3609 vtx: 3 -508766826 448178174 0 0 0 0 0
\r
3610 seg: 3 13 254000 0 0
\r
3611 vtx: 4 -506095000 450850000 11 0 0 0 0
\r
3613 net: "Xff$XSlave$X_Xlatch$NP_$G1" 3 2 0 0 0 0 1
\r
3614 pin: 1 IC_4_CD4007_2.1
\r
3615 pin: 2 IC_4_CD4007_2.13
\r
3617 connect: 1 1 0 3 0
\r
3618 vtx: 1 -460375000 450850000 11 0 0 0 0
\r
3619 seg: 1 13 254000 0 0
\r
3620 vtx: 2 -465633308 450850000 0 0 0 0 30020
\r
3621 seg: 2 13 254000 0 0
\r
3622 vtx: 3 -467995000 453211692 0 0 0 0 0
\r
3623 seg: 3 13 254000 0 0
\r
3624 vtx: 4 -467995000 453390000 11 0 0 0 0
\r
3625 connect: 2 2 -1 2 0
\r
3626 vtx: 1 -473075000 427990000 11 0 0 0 0
\r
3627 seg: 1 13 254000 0 0
\r
3628 vtx: 2 -465633308 435431692 0 0 0 0 0
\r
3629 seg: 2 13 254000 0 0
\r
3630 vtx: 3 -465633308 450850000 0 0 0 0 30020
\r
3632 net: "Xff$XMaster$XXlatch$NI_$G1" 2 1 0 0 0 0 1
\r
3633 pin: 1 IC_0_CD4007_2.4
\r
3634 pin: 2 IC_0_CD4007_2.8
\r
3635 connect: 1 1 0 1 0
\r
3636 vtx: 1 -548005000 438150000 11 0 0 0 0
\r
3637 seg: 1 13 254000 0 0
\r
3638 vtx: 2 -555625000 445770000 11 0 0 0 0
\r
3640 net: "Xff$XMaster$XXgatetop$NP" 3 2 0 0 0 0 1
\r
3641 pin: 1 IC_5_CD4007_1.1
\r
3642 pin: 2 IC_5_CD4007_1.13
\r
3644 connect: 1 2 0 3 0
\r
3645 vtx: 1 -478155000 496570000 11 0 0 0 0
\r
3646 seg: 1 13 254000 0 0
\r
3647 vtx: 2 -478155000 490410500 0 0 0 0 0
\r
3648 seg: 2 13 254000 0 0
\r
3649 vtx: 3 -467995000 480250500 0 0 0 0 0
\r
3650 seg: 3 13 254000 0 0
\r
3651 vtx: 4 -467995000 478790000 11 0 0 0 0
\r
3652 connect: 2 1 0 3 0
\r
3653 vtx: 1 -460375000 476250000 11 0 0 0 0
\r
3654 seg: 1 12 254000 0 0
\r
3655 vtx: 2 -463994500 476250000 0 0 0 0 0
\r
3656 seg: 2 12 254000 0 0
\r
3657 vtx: 3 -466534500 478790000 0 0 0 0 0
\r
3658 seg: 3 12 254000 0 0
\r
3659 vtx: 4 -467995000 478790000 11 0 0 0 0
\r
3661 net: "Xff$XMaster$X_Xlatch$NI" 2 1 0 0 0 0 1
\r
3662 pin: 1 IC_6_CD4007_1.4
\r
3663 pin: 2 IC_6_CD4007_1.8
\r
3664 connect: 1 1 0 1 0
\r
3665 vtx: 1 -481965000 463550000 11 0 0 0 0
\r
3666 seg: 1 13 254000 0 0
\r
3667 vtx: 2 -489585000 471170000 11 0 0 0 0
\r
3669 net: "Xff$XSlave$XXgatetop$NP_$G1_$G3" 3 2 0 0 0 0 1
\r
3670 pin: 1 IC_8_CD4007_4.1
\r
3671 pin: 2 IC_8_CD4007_4.13
\r
3673 connect: 1 1 0 3 0
\r
3674 vtx: 1 -424815000 400050000 11 0 0 0 0
\r
3675 seg: 1 12 254000 0 0
\r
3676 vtx: 2 -428434500 400050000 0 0 0 0 0
\r
3677 seg: 2 12 254000 0 0
\r
3678 vtx: 3 -430974500 402590000 0 0 0 0 0
\r
3679 seg: 3 12 254000 0 0
\r
3680 vtx: 4 -432435000 402590000 11 0 0 0 0
\r
3681 connect: 2 2 0 2 0
\r
3682 vtx: 1 -436245000 412750000 11 0 0 0 0
\r
3683 seg: 1 13 254000 0 0
\r
3684 vtx: 2 -432435000 408940000 0 0 0 0 0
\r
3685 seg: 2 13 254000 0 0
\r
3686 vtx: 3 -432435000 402590000 11 0 0 0 0
\r
3688 net: "Xff$XSlave$Q_storage_$G1_$G3" 3 2 0 0 0 0 1
\r
3689 pin: 1 IC_3_CD4007_4.3
\r
3692 connect: 1 1 0 5 0
\r
3693 vtx: 1 -423545000 412750000 11 0 0 0 0
\r
3694 seg: 1 12 254000 0 0
\r
3695 vtx: 2 -423545000 417722304 0 0 0 0 0
\r
3696 seg: 2 12 254000 0 0
\r
3697 vtx: 3 -407882852 433384452 0 0 0 0 0
\r
3698 seg: 3 12 254000 0 0
\r
3699 vtx: 4 -406049226 433384452 0 0 711200 355600 0
\r
3700 seg: 4 13 254000 0 0
\r
3701 vtx: 5 -391123678 448310000 0 0 0 0 0
\r
3702 seg: 5 13 254000 0 0
\r
3703 vtx: 6 -389255000 448310000 11 0 0 0 0
\r
3704 connect: 2 2 1 2 0
\r
3705 vtx: 1 -418465000 402590000 11 0 0 0 0
\r
3706 seg: 1 13 254000 0 0
\r
3707 vtx: 2 -423545000 407670000 0 0 0 0 0
\r
3708 seg: 2 13 254000 0 0
\r
3709 vtx: 3 -423545000 412750000 11 0 0 0 0
\r
3711 net: "D_$G1_$G3" 3 2 0 0 0 0 1
\r
3712 pin: 1 IC_5_CD4007_4.3
\r
3713 pin: 2 IC_2_CD4007_4.6
\r
3715 connect: 1 2 0 5 0
\r
3716 vtx: 1 -361950000 421640000 11 0 0 0 0
\r
3717 seg: 1 13 254000 0 0
\r
3718 vtx: 2 -360552746 423037254 0 0 0 0 0
\r
3719 seg: 2 13 254000 0 0
\r
3720 vtx: 3 -358827832 423037254 0 0 0 0 0
\r
3721 seg: 3 13 254000 0 0
\r
3722 vtx: 4 -358011222 422220644 0 0 0 0 0
\r
3723 seg: 4 13 254000 0 0
\r
3724 vtx: 5 -358011222 405893778 0 0 0 0 0
\r
3725 seg: 5 13 254000 0 0
\r
3726 vtx: 6 -366395000 397510000 11 0 0 0 0
\r
3727 connect: 2 2 1 6 0
\r
3728 vtx: 1 -361950000 421640000 11 0 0 0 0
\r
3729 seg: 1 12 254000 0 0
\r
3730 vtx: 2 -364803436 424493436 0 0 0 0 0
\r
3731 seg: 2 12 254000 0 0
\r
3732 vtx: 3 -399619470 424493436 0 0 0 0 0
\r
3733 seg: 3 12 254000 0 0
\r
3734 vtx: 4 -404931626 429805846 0 0 0 0 0
\r
3735 seg: 4 12 254000 0 0
\r
3736 vtx: 5 -404931626 433847494 0 0 0 0 0
\r
3737 seg: 5 12 254000 0 0
\r
3738 vtx: 6 -411774132 440690000 0 0 0 0 0
\r
3739 seg: 6 12 254000 0 0
\r
3740 vtx: 7 -412115000 440690000 11 0 0 0 0
\r
3742 net: "Xff$XMaster$XXgatebot$NN_$G1_$G3" 2 1 0 0 0 0 1
\r
3743 pin: 1 IC_1_CD4007_4.9
\r
3745 connect: 1 1 0 3 0
\r
3746 vtx: 1 -423545000 427990000 11 0 0 0 0
\r
3747 seg: 1 13 254000 0 0
\r
3748 vtx: 2 -423348658 428186342 0 0 0 0 0
\r
3749 seg: 2 13 254000 0 0
\r
3750 vtx: 3 -423348658 439223658 0 0 0 0 0
\r
3751 seg: 3 13 254000 0 0
\r
3752 vtx: 4 -424815000 440690000 11 0 0 0 0
\r
3754 net: "Xff$XMaster$XXgatebot$NI_$G1_$G2" 2 1 0 0 0 0 1
\r
3755 pin: 1 IC_1_CD4007_3.4
\r
3756 pin: 2 IC_1_CD4007_3.8
\r
3757 connect: 1 1 0 1 0
\r
3758 vtx: 1 -424815000 514350000 11 0 0 0 0
\r
3759 seg: 1 12 254000 0 0
\r
3760 vtx: 2 -432435000 521970000 11 0 0 0 0
\r
3762 net: "Xff$XSlave$X_Xlatch$NN_$G1_$G2" 2 1 0 0 0 0 1
\r
3763 pin: 1 IC_4_CD4007_3.9
\r
3765 connect: 1 1 0 5 0
\r
3766 vtx: 1 -372745000 516890000 11 0 0 0 0
\r
3767 seg: 1 12 254000 0 0
\r
3768 vtx: 2 -368739166 512884166 0 0 0 0 0
\r
3769 seg: 2 12 254000 0 0
\r
3770 vtx: 3 -358161082 512884166 0 0 0 0 0
\r
3771 seg: 3 12 254000 0 0
\r
3772 vtx: 4 -357311706 513733542 0 0 0 0 0
\r
3773 seg: 4 12 254000 0 0
\r
3774 vtx: 5 -357311706 515426706 0 0 0 0 0
\r
3775 seg: 5 12 254000 0 0
\r
3776 vtx: 6 -358775000 516890000 11 0 0 0 0
\r
3778 net: "Xff$XSlave$X_Xlatch$NI_$G1_$G2" 2 1 0 0 0 0 1
\r
3779 pin: 1 IC_4_CD4007_3.4
\r
3780 pin: 2 IC_4_CD4007_3.8
\r
3781 connect: 1 1 0 1 0
\r
3782 vtx: 1 -358775000 514350000 11 0 0 0 0
\r
3783 seg: 1 12 254000 0 0
\r
3784 vtx: 2 -366395000 521970000 11 0 0 0 0
\r
3786 net: "0_$G1_$G2" 2 1 0 0 0 0 1
\r
3789 connect: 1 1 0 1 0
\r
3790 vtx: 1 -364490000 497840000 11 0 0 0 0
\r
3791 seg: 1 13 254000 0 0
\r
3792 vtx: 2 -364490000 495300000 11 0 0 0 0
\r
3794 net: "Xff$XSlave$XXlatch$NI_$G1" 2 1 0 0 0 0 1
\r
3795 pin: 1 IC_3_CD4007_2.4
\r
3796 pin: 2 IC_3_CD4007_2.8
\r
3797 connect: 1 1 0 1 0
\r
3798 vtx: 1 -483235000 438150000 11 0 0 0 0
\r
3799 seg: 1 13 254000 0 0
\r
3800 vtx: 2 -490855000 445770000 11 0 0 0 0
\r
3802 net: "Xff$XMaster$XXgatetop$NI_$G1" 2 1 0 0 0 0 1
\r
3803 pin: 1 IC_5_CD4007_2.4
\r
3804 pin: 2 IC_5_CD4007_2.8
\r
3805 connect: 1 1 0 1 0
\r
3806 vtx: 1 -460375000 387350000 11 0 0 0 0
\r
3807 seg: 1 12 254000 0 0
\r
3808 vtx: 2 -467995000 394970000 11 0 0 0 0
\r
3810 net: "Xff$XXstiCLK$NTI_Out" 2 1 0 0 0 0 1
\r
3811 pin: 1 X_IC_9_CD4007_1.8
\r
3813 connect: 1 1 0 2 0
\r
3814 vtx: 1 -540385000 466090000 11 0 0 0 0
\r
3815 seg: 1 12 254000 0 0
\r
3816 vtx: 2 -542925000 463550000 0 0 0 0 0
\r
3817 seg: 2 12 254000 0 0
\r
3818 vtx: 3 -548005000 463550000 11 0 0 0 0
\r
3820 net: "Xff$XSlave$XXgatetop$NP" 3 2 0 0 0 0 1
\r
3821 pin: 1 IC_8_CD4007_1.1
\r
3822 pin: 2 IC_8_CD4007_1.13
\r
3824 connect: 1 1 0 3 0
\r
3825 vtx: 1 -526415000 476250000 11 0 0 0 0
\r
3826 seg: 1 12 254000 0 0
\r
3827 vtx: 2 -530034500 476250000 0 0 0 0 0
\r
3828 seg: 2 12 254000 0 0
\r
3829 vtx: 3 -532574500 478790000 0 0 0 0 0
\r
3830 seg: 3 12 254000 0 0
\r
3831 vtx: 4 -534035000 478790000 11 0 0 0 0
\r
3832 connect: 2 2 0 2 0
\r
3833 vtx: 1 -537845000 488950000 11 0 0 0 0
\r
3834 seg: 1 13 254000 0 0
\r
3835 vtx: 2 -534035000 485140000 0 0 0 0 0
\r
3836 seg: 2 13 254000 0 0
\r
3837 vtx: 3 -534035000 478790000 11 0 0 0 0
\r
3839 net: "Xff$XMaster$XXgatebot$NI_$G1_$G3" 2 1 0 0 0 0 1
\r
3840 pin: 1 IC_1_CD4007_4.4
\r
3841 pin: 2 IC_1_CD4007_4.8
\r
3842 connect: 1 1 0 1 0
\r
3843 vtx: 1 -424815000 438150000 11 0 0 0 0
\r
3844 seg: 1 12 254000 0 0
\r
3845 vtx: 2 -432435000 445770000 11 0 0 0 0
\r
3847 net: "Xff$XSlave$X_Xlatch$NN_$G1_$G3" 2 1 0 0 0 0 1
\r
3848 pin: 1 IC_4_CD4007_4.9
\r
3850 connect: 1 1 0 5 0
\r
3851 vtx: 1 -372745000 440690000 11 0 0 0 0
\r
3852 seg: 1 12 254000 0 0
\r
3853 vtx: 2 -368739166 436684166 0 0 0 0 0
\r
3854 seg: 2 12 254000 0 0
\r
3855 vtx: 3 -358161082 436684166 0 0 0 0 0
\r
3856 seg: 3 12 254000 0 0
\r
3857 vtx: 4 -357311706 437533542 0 0 0 0 0
\r
3858 seg: 4 12 254000 0 0
\r
3859 vtx: 5 -357311706 439226706 0 0 0 0 0
\r
3860 seg: 5 12 254000 0 0
\r
3861 vtx: 6 -358775000 440690000 11 0 0 0 0
\r
3863 net: "Xff$XSlave$X_Xlatch$NI_$G1_$G3" 2 1 0 0 0 0 1
\r
3864 pin: 1 IC_4_CD4007_4.4
\r
3865 pin: 2 IC_4_CD4007_4.8
\r
3866 connect: 1 1 0 1 0
\r
3867 vtx: 1 -358775000 438150000 11 0 0 0 0
\r
3868 seg: 1 12 254000 0 0
\r
3869 vtx: 2 -366395000 445770000 11 0 0 0 0
\r
3871 net: "0_$G1_$G3" 2 1 0 0 0 0 1
\r
3874 connect: 1 1 0 1 0
\r
3875 vtx: 1 -364490000 421640000 11 0 0 0 0
\r
3876 seg: 1 13 254000 0 0
\r
3877 vtx: 2 -364490000 419100000 11 0 0 0 0
\r
3879 net: "CLK_$G1_$G2" 4 3 0 0 0 0 1
\r
3880 pin: 1 IC_8_CD4007_3.6
\r
3881 pin: 2 IC_7_CD4007_3.3
\r
3882 pin: 3 X_IC_9_CD4007_3.6
\r
3884 connect: 1 1 0 5 0
\r
3885 vtx: 1 -410845000 473710000 11 0 0 0 0
\r
3886 seg: 1 13 254000 0 0
\r
3887 vtx: 2 -414793684 469761316 0 0 0 0 0
\r
3888 seg: 2 13 254000 0 0
\r
3889 vtx: 3 -414793684 467335108 0 0 0 0 0
\r
3890 seg: 3 13 254000 0 0
\r
3891 vtx: 4 -420042086 462086706 0 0 0 0 0
\r
3892 seg: 4 13 254000 0 0
\r
3893 vtx: 5 -428431706 462086706 0 0 0 0 0
\r
3894 seg: 5 13 254000 0 0
\r
3895 vtx: 6 -432435000 466090000 11 0 0 0 0
\r
3896 connect: 2 2 0 3 0
\r
3897 vtx: 1 -454025000 466090000 11 0 0 0 0
\r
3898 seg: 1 12 254000 0 0
\r
3899 vtx: 2 -450023738 462088992 0 0 0 0 0
\r
3900 seg: 2 12 254000 0 0
\r
3901 vtx: 3 -436436008 462088992 0 0 0 0 0
\r
3902 seg: 3 12 254000 0 0
\r
3903 vtx: 4 -432435000 466090000 11 0 0 0 0
\r
3904 connect: 3 3 1 7 0
\r
3905 vtx: 1 -361950000 495300000 11 0 0 0 0
\r
3906 seg: 1 12 254000 0 0
\r
3907 vtx: 2 -366270540 490979460 0 0 0 0 0
\r
3908 seg: 2 12 254000 0 0
\r
3909 vtx: 3 -379617478 490979460 0 0 0 0 0
\r
3910 seg: 3 12 254000 0 0
\r
3911 vtx: 4 -387744462 482852476 0 0 0 0 0
\r
3912 seg: 4 12 254000 0 0
\r
3913 vtx: 5 -409260040 482852476 0 0 0 0 0
\r
3914 seg: 5 12 254000 0 0
\r
3915 vtx: 6 -412316168 479796348 0 0 0 0 0
\r
3916 seg: 6 12 254000 0 0
\r
3917 vtx: 7 -412316168 475181168 0 0 0 0 0
\r
3918 seg: 7 12 254000 0 0
\r
3919 vtx: 8 -410845000 473710000 11 0 0 0 0
\r
3921 net: "Xff$XXstiCLK$PTI_Out_$G1" 2 1 0 0 0 0 1
\r
3922 pin: 1 X_IC_9_CD4007_2.13
\r
3924 connect: 1 1 0 2 0
\r
3925 vtx: 1 -555625000 412750000 11 0 0 0 0
\r
3926 seg: 1 12 254000 0 0
\r
3927 vtx: 2 -555625000 407670000 0 0 0 0 0
\r
3928 seg: 2 12 254000 0 0
\r
3929 vtx: 3 -548005000 400050000 11 0 0 0 0
\r
3931 net: "Xff$XXstiCLK$PTI_Out" 2 1 0 0 0 0 1
\r
3932 pin: 1 X_IC_9_CD4007_1.13
\r
3934 connect: 1 1 0 2 0
\r
3935 vtx: 1 -555625000 488950000 11 0 0 0 0
\r
3936 seg: 1 12 254000 0 0
\r
3937 vtx: 2 -555625000 483870000 0 0 0 0 0
\r
3938 seg: 2 12 254000 0 0
\r
3939 vtx: 3 -548005000 476250000 11 0 0 0 0
\r
3941 net: "CLK_$G1_$G3" 4 3 0 0 0 0 1
\r
3942 pin: 1 IC_8_CD4007_4.6
\r
3943 pin: 2 IC_7_CD4007_4.3
\r
3944 pin: 3 X_IC_9_CD4007_4.6
\r
3946 connect: 1 1 0 5 0
\r
3947 vtx: 1 -410845000 397510000 11 0 0 0 0
\r
3948 seg: 1 13 254000 0 0
\r
3949 vtx: 2 -414793684 393561316 0 0 0 0 0
\r
3950 seg: 2 13 254000 0 0
\r
3951 vtx: 3 -414793684 391135108 0 0 0 0 0
\r
3952 seg: 3 13 254000 0 0
\r
3953 vtx: 4 -420042086 385886706 0 0 0 0 0
\r
3954 seg: 4 13 254000 0 0
\r
3955 vtx: 5 -428431706 385886706 0 0 0 0 0
\r
3956 seg: 5 13 254000 0 0
\r
3957 vtx: 6 -432435000 389890000 11 0 0 0 0
\r
3958 connect: 2 2 0 3 0
\r
3959 vtx: 1 -454025000 389890000 11 0 0 0 0
\r
3960 seg: 1 12 254000 0 0
\r
3961 vtx: 2 -450023738 385888992 0 0 0 0 0
\r
3962 seg: 2 12 254000 0 0
\r
3963 vtx: 3 -436436008 385888992 0 0 0 0 0
\r
3964 seg: 3 12 254000 0 0
\r
3965 vtx: 4 -432435000 389890000 11 0 0 0 0
\r
3966 connect: 3 3 1 7 0
\r
3967 vtx: 1 -361950000 419100000 11 0 0 0 0
\r
3968 seg: 1 12 254000 0 0
\r
3969 vtx: 2 -366270540 414779460 0 0 0 0 0
\r
3970 seg: 2 12 254000 0 0
\r
3971 vtx: 3 -379617478 414779460 0 0 0 0 0
\r
3972 seg: 3 12 254000 0 0
\r
3973 vtx: 4 -387744462 406652476 0 0 0 0 0
\r
3974 seg: 4 12 254000 0 0
\r
3975 vtx: 5 -409260040 406652476 0 0 0 0 0
\r
3976 seg: 5 12 254000 0 0
\r
3977 vtx: 6 -412316168 403596348 0 0 0 0 0
\r
3978 seg: 6 12 254000 0 0
\r
3979 vtx: 7 -412316168 398981168 0 0 0 0 0
\r
3980 seg: 7 12 254000 0 0
\r
3981 vtx: 8 -410845000 397510000 11 0 0 0 0
\r
3983 net: "$G_Vdd_$G1_$G2" 20 19 0 0 0 0 1
\r
3984 pin: 1 IC_0_CD4007_3.2
\r
3985 pin: 2 IC_0_CD4007_3.14
\r
3986 pin: 3 IC_6_CD4007_3.2
\r
3987 pin: 4 IC_6_CD4007_3.14
\r
3988 pin: 5 IC_5_CD4007_3.2
\r
3989 pin: 6 IC_5_CD4007_3.14
\r
3990 pin: 7 IC_1_CD4007_3.2
\r
3991 pin: 8 IC_1_CD4007_3.14
\r
3992 pin: 9 IC_2_CD4007_3.2
\r
3993 pin: 10 IC_2_CD4007_3.14
\r
3994 pin: 11 IC_3_CD4007_3.2
\r
3995 pin: 12 IC_3_CD4007_3.14
\r
3996 pin: 13 IC_4_CD4007_3.2
\r
3997 pin: 14 IC_4_CD4007_3.14
\r
3998 pin: 15 IC_8_CD4007_3.2
\r
3999 pin: 16 IC_8_CD4007_3.14
\r
4000 pin: 17 IC_7_CD4007_3.2
\r
4001 pin: 18 IC_7_CD4007_3.14
\r
4002 pin: 19 X_IC_9_CD4007_3.14
\r
4004 connect: 1 1 0 2 0
\r
4005 vtx: 1 -446405000 529590000 11 0 0 0 0
\r
4006 seg: 1 12 254000 0 0
\r
4007 vtx: 2 -448945000 527050000 0 0 0 0 0
\r
4008 seg: 2 12 254000 0 0
\r
4009 vtx: 3 -454025000 527050000 11 0 0 0 0
\r
4010 connect: 2 6 1 2 0
\r
4011 vtx: 1 -432435000 527050000 11 0 0 0 0
\r
4012 seg: 1 12 254000 0 0
\r
4013 vtx: 2 -443865000 527050000 0 0 0 0 0
\r
4014 seg: 2 12 254000 0 0
\r
4015 vtx: 3 -446405000 529590000 11 0 0 0 0
\r
4016 connect: 3 3 2 2 0
\r
4017 vtx: 1 -380365000 478790000 11 0 0 0 0
\r
4018 seg: 1 12 254000 0 0
\r
4019 vtx: 2 -382905000 476250000 0 0 0 0 0
\r
4020 seg: 2 12 254000 0 0
\r
4021 vtx: 3 -387985000 476250000 11 0 0 0 0
\r
4022 connect: 4 17 2 2 0
\r
4023 vtx: 1 -403225000 478790000 11 0 0 0 0
\r
4024 seg: 1 12 254000 0 0
\r
4025 vtx: 2 -400685000 476250000 0 0 0 0 0
\r
4026 seg: 2 12 254000 0 0
\r
4027 vtx: 3 -387985000 476250000 11 0 0 0 0
\r
4028 connect: 5 5 3 6 0
\r
4029 vtx: 1 -358775000 478790000 11 0 0 0 0
\r
4030 seg: 1 12 254000 0 0
\r
4031 vtx: 2 -360237532 480252532 0 0 0 0 0
\r
4032 seg: 2 12 254000 0 0
\r
4033 vtx: 3 -367417858 480252532 0 0 0 0 0
\r
4034 seg: 3 12 254000 0 0
\r
4035 vtx: 4 -367858040 479812350 0 0 0 0 0
\r
4036 seg: 4 12 254000 0 0
\r
4037 vtx: 5 -367858040 477063562 0 0 0 0 161
\r
4038 seg: 5 12 254000 0 0
\r
4039 vtx: 6 -378638562 477063562 0 0 0 0 0
\r
4040 seg: 6 12 254000 0 0
\r
4041 vtx: 7 -380365000 478790000 11 0 0 0 0
\r
4042 connect: 6 19 4 4 0
\r
4043 vtx: 1 -367030000 495300000 11 0 0 0 0
\r
4044 seg: 1 13 254000 0 0
\r
4045 vtx: 2 -367030000 493903000 0 0 0 0 0
\r
4046 seg: 2 13 254000 0 0
\r
4047 vtx: 3 -364934500 491807500 0 0 0 0 0
\r
4048 seg: 3 13 254000 0 0
\r
4049 vtx: 4 -364934500 477710500 0 0 0 0 0
\r
4050 seg: 4 13 254000 0 0
\r
4051 vtx: 5 -366395000 476250000 11 0 0 0 0
\r
4052 connect: 7 13 5 3 0
\r
4053 vtx: 1 -358775000 529590000 11 0 0 0 0
\r
4054 seg: 1 13 254000 0 0
\r
4055 vtx: 2 -357116126 527931126 0 0 0 0 0
\r
4056 seg: 2 13 254000 0 0
\r
4057 vtx: 3 -357116126 480448874 0 0 0 0 0
\r
4058 seg: 3 13 254000 0 0
\r
4059 vtx: 4 -358775000 478790000 11 0 0 0 0
\r
4060 connect: 8 7 6 2 0
\r
4061 vtx: 1 -424815000 529590000 11 0 0 0 0
\r
4062 seg: 1 12 254000 0 0
\r
4063 vtx: 2 -429895000 529590000 0 0 0 0 0
\r
4064 seg: 2 12 254000 0 0
\r
4065 vtx: 3 -432435000 527050000 11 0 0 0 0
\r
4066 connect: 9 8 7 5 0
\r
4067 vtx: 1 -412115000 527050000 11 0 0 0 0
\r
4068 seg: 1 13 254000 0 0
\r
4069 vtx: 2 -413576770 528511770 0 0 0 0 0
\r
4070 seg: 2 13 254000 0 0
\r
4071 vtx: 3 -413576770 530611588 0 0 0 0 14021
\r
4072 seg: 3 13 254000 0 0
\r
4073 vtx: 4 -414279080 531314152 0 0 0 0 0
\r
4074 seg: 4 13 254000 0 0
\r
4075 vtx: 5 -423090848 531314152 0 0 0 0 0
\r
4076 seg: 5 13 254000 0 0
\r
4077 vtx: 6 -424815000 529590000 11 0 0 0 0
\r
4078 connect: 10 10 9 2 0
\r
4079 vtx: 1 -389255000 527050000 11 0 0 0 0
\r
4080 seg: 1 12 254000 0 0
\r
4081 vtx: 2 -401955000 527050000 0 0 0 0 0
\r
4082 seg: 2 12 254000 0 0
\r
4083 vtx: 3 -404495000 529590000 11 0 0 0 0
\r
4084 connect: 11 11 10 2 0
\r
4085 vtx: 1 -381635000 529590000 11 0 0 0 0
\r
4086 seg: 1 13 254000 0 0
\r
4087 vtx: 2 -384175000 527050000 0 0 0 0 0
\r
4088 seg: 2 13 254000 0 0
\r
4089 vtx: 3 -389255000 527050000 11 0 0 0 0
\r
4090 connect: 12 12 11 2 0
\r
4091 vtx: 1 -366395000 527050000 11 0 0 0 0
\r
4092 seg: 1 12 254000 0 0
\r
4093 vtx: 2 -379095000 527050000 0 0 0 0 0
\r
4094 seg: 2 12 254000 0 0
\r
4095 vtx: 3 -381635000 529590000 11 0 0 0 0
\r
4096 connect: 13 13 12 2 0
\r
4097 vtx: 1 -358775000 529590000 11 0 0 0 0
\r
4098 seg: 1 12 254000 0 0
\r
4099 vtx: 2 -361315000 527050000 0 0 0 0 0
\r
4100 seg: 2 12 254000 0 0
\r
4101 vtx: 3 -366395000 527050000 11 0 0 0 0
\r
4102 connect: 14 15 14 2 0
\r
4103 vtx: 1 -424815000 478790000 11 0 0 0 0
\r
4104 seg: 1 13 254000 0 0
\r
4105 vtx: 2 -429895000 478790000 0 0 0 0 0
\r
4106 seg: 2 13 254000 0 0
\r
4107 vtx: 3 -432435000 476250000 11 0 0 0 0
\r
4108 connect: 15 18 14 2 0
\r
4109 vtx: 1 -446405000 478790000 11 0 0 0 0
\r
4110 seg: 1 12 254000 0 0
\r
4111 vtx: 2 -443865000 476250000 0 0 0 0 0
\r
4112 seg: 2 12 254000 0 0
\r
4113 vtx: 3 -432435000 476250000 11 0 0 0 0
\r
4114 connect: 16 16 15 2 0
\r
4115 vtx: 1 -410845000 476250000 11 0 0 0 0
\r
4116 seg: 1 13 254000 0 0
\r
4117 vtx: 2 -422275000 476250000 0 0 0 0 0
\r
4118 seg: 2 13 254000 0 0
\r
4119 vtx: 3 -424815000 478790000 11 0 0 0 0
\r
4120 connect: 17 17 16 2 0
\r
4121 vtx: 1 -403225000 478790000 11 0 0 0 0
\r
4122 seg: 1 12 254000 0 0
\r
4123 vtx: 2 -405765000 476250000 0 0 0 0 0
\r
4124 seg: 2 12 254000 0 0
\r
4125 vtx: 3 -410845000 476250000 11 0 0 0 0
\r
4126 connect: 18 9 -1 3 0
\r
4127 vtx: 1 -404495000 529590000 11 0 0 0 0
\r
4128 seg: 1 13 254000 0 0
\r
4129 vtx: 2 -405961596 531056596 0 0 0 0 0
\r
4130 seg: 2 13 254000 0 0
\r
4131 vtx: 3 -413131508 531056596 0 0 0 0 0
\r
4132 seg: 3 13 254000 0 0
\r
4133 vtx: 4 -413576770 530611588 0 0 0 0 14021
\r
4134 connect: 19 4 -1 2 0
\r
4135 vtx: 1 -366395000 476250000 11 0 0 0 0
\r
4136 seg: 1 12 254000 0 0
\r
4137 vtx: 2 -367044478 476250000 0 0 0 0 0
\r
4138 seg: 2 12 254000 0 0
\r
4139 vtx: 3 -367858040 477063562 0 0 0 0 161
\r
4141 net: "Xff$XSlave$_D" 3 2 0 0 0 0 1
\r
4142 pin: 1 IC_7_CD4007_1.6
\r
4145 connect: 1 2 0 5 0
\r
4146 vtx: 1 -520065000 496570000 11 0 0 0 0
\r
4147 seg: 1 13 254000 0 0
\r
4148 vtx: 2 -517880600 494385600 0 0 0 0 0
\r
4149 seg: 2 13 254000 0 0
\r
4150 vtx: 3 -517880600 482243384 0 0 711200 355600 0
\r
4151 seg: 3 12 254000 0 0
\r
4152 vtx: 4 -515073138 479435922 0 0 0 0 0
\r
4153 seg: 4 12 254000 0 0
\r
4154 vtx: 5 -515073138 468718138 0 0 0 0 0
\r
4155 seg: 5 12 254000 0 0
\r
4156 vtx: 6 -512445000 466090000 11 0 0 0 0
\r
4157 connect: 2 2 1 3 0
\r
4158 vtx: 1 -520065000 496570000 11 0 0 0 0
\r
4159 seg: 1 12 254000 0 0
\r
4160 vtx: 2 -516823198 493328198 0 0 0 0 0
\r
4161 seg: 2 12 254000 0 0
\r
4162 vtx: 3 -495233198 493328198 0 0 0 0 0
\r
4163 seg: 3 12 254000 0 0
\r
4164 vtx: 4 -490855000 488950000 11 0 0 0 0
\r
4166 net: "Xff$XMaster$_D" 3 2 0 0 0 0 1
\r
4167 pin: 1 IC_1_CD4007_1.6
\r
4170 connect: 1 2 0 3 0
\r
4171 vtx: 1 -518795000 516890000 11 0 0 0 0
\r
4172 seg: 1 12 254000 0 0
\r
4173 vtx: 2 -522795500 512889500 0 0 0 0 0
\r
4174 seg: 2 12 254000 0 0
\r
4175 vtx: 3 -530034500 512889500 0 0 0 0 0
\r
4176 seg: 3 12 254000 0 0
\r
4177 vtx: 4 -534035000 516890000 11 0 0 0 0
\r
4178 connect: 2 2 1 2 0
\r
4179 vtx: 1 -518795000 516890000 11 0 0 0 0
\r
4180 seg: 1 13 254000 0 0
\r
4181 vtx: 2 -518795000 506730000 0 0 0 0 0
\r
4182 seg: 2 13 254000 0 0
\r
4183 vtx: 3 -521335000 504190000 11 0 0 0 0
\r
4185 net: "Xff$XSlave$XXlatch$NI" 2 1 0 0 0 0 1
\r
4186 pin: 1 IC_3_CD4007_1.4
\r
4187 pin: 2 IC_3_CD4007_1.8
\r
4188 connect: 1 1 0 1 0
\r
4189 vtx: 1 -483235000 514350000 11 0 0 0 0
\r
4190 seg: 1 13 254000 0 0
\r
4191 vtx: 2 -490855000 521970000 11 0 0 0 0
\r
4193 net: "$G_Vdd_$G0" 20 19 0 635000 711200 355600 1
\r
4194 pin: 1 IC_0_CD4007_1.2
\r
4195 pin: 2 IC_0_CD4007_1.14
\r
4196 pin: 3 IC_6_CD4007_1.2
\r
4197 pin: 4 IC_6_CD4007_1.14
\r
4198 pin: 5 IC_5_CD4007_1.2
\r
4199 pin: 6 IC_5_CD4007_1.14
\r
4200 pin: 7 IC_1_CD4007_1.2
\r
4201 pin: 8 IC_1_CD4007_1.14
\r
4202 pin: 9 IC_2_CD4007_1.2
\r
4203 pin: 10 IC_2_CD4007_1.14
\r
4204 pin: 11 IC_3_CD4007_1.2
\r
4205 pin: 12 IC_3_CD4007_1.14
\r
4206 pin: 13 IC_4_CD4007_1.2
\r
4207 pin: 14 IC_4_CD4007_1.14
\r
4208 pin: 15 IC_8_CD4007_1.2
\r
4209 pin: 16 IC_8_CD4007_1.14
\r
4210 pin: 17 IC_7_CD4007_1.2
\r
4211 pin: 18 IC_7_CD4007_1.14
\r
4212 pin: 19 X_IC_9_CD4007_1.14
\r
4214 connect: 1 1 0 2 0
\r
4215 vtx: 1 -548005000 529590000 11 0 0 0 0
\r
4216 seg: 1 12 635000 0 0
\r
4217 vtx: 2 -550545000 527050000 0 0 0 0 0
\r
4218 seg: 2 12 635000 0 0
\r
4219 vtx: 3 -555625000 527050000 11 0 0 0 0
\r
4220 connect: 2 6 1 2 0
\r
4221 vtx: 1 -534035000 527050000 11 0 0 0 0
\r
4222 seg: 1 12 635000 0 0
\r
4223 vtx: 2 -545465000 527050000 0 0 0 0 0
\r
4224 seg: 2 12 635000 0 0
\r
4225 vtx: 3 -548005000 529590000 11 0 0 0 0
\r
4226 connect: 3 3 2 2 0
\r
4227 vtx: 1 -481965000 478790000 11 0 0 0 0
\r
4228 seg: 1 12 635000 0 0
\r
4229 vtx: 2 -484505000 476250000 0 0 0 0 0
\r
4230 seg: 2 12 635000 0 0
\r
4231 vtx: 3 -489585000 476250000 11 0 0 0 0
\r
4232 connect: 4 17 2 2 0
\r
4233 vtx: 1 -504825000 478790000 11 0 0 0 0
\r
4234 seg: 1 12 635000 0 0
\r
4235 vtx: 2 -502285000 476250000 0 0 0 0 0
\r
4236 seg: 2 12 635000 0 0
\r
4237 vtx: 3 -489585000 476250000 11 0 0 0 0
\r
4238 connect: 5 5 3 6 0
\r
4239 vtx: 1 -460375000 478790000 11 0 0 0 0
\r
4240 seg: 1 12 635000 0 0
\r
4241 vtx: 2 -461837532 480252532 0 0 0 0 0
\r
4242 seg: 2 12 635000 0 0
\r
4243 vtx: 3 -469017858 480252532 0 0 0 0 0
\r
4244 seg: 3 12 635000 0 0
\r
4245 vtx: 4 -469458040 479812350 0 0 0 0 0
\r
4246 seg: 4 12 635000 0 0
\r
4247 vtx: 5 -469458040 477063562 0 0 0 0 29314
\r
4248 seg: 5 12 635000 0 0
\r
4249 vtx: 6 -480238562 477063562 0 0 0 0 0
\r
4250 seg: 6 12 635000 0 0
\r
4251 vtx: 7 -481965000 478790000 11 0 0 0 0
\r
4252 connect: 6 19 4 4 0
\r
4253 vtx: 1 -468630000 495300000 11 0 0 0 0
\r
4254 seg: 1 13 635000 0 0
\r
4255 vtx: 2 -468630000 493903000 0 0 0 0 0
\r
4256 seg: 2 13 635000 0 0
\r
4257 vtx: 3 -466534500 491807500 0 0 0 0 0
\r
4258 seg: 3 13 635000 0 0
\r
4259 vtx: 4 -466534500 477710500 0 0 0 0 0
\r
4260 seg: 4 13 635000 0 0
\r
4261 vtx: 5 -467995000 476250000 11 0 0 0 0
\r
4262 connect: 7 13 5 3 0
\r
4263 vtx: 1 -460375000 529590000 11 0 0 0 0
\r
4264 seg: 1 13 635000 0 0
\r
4265 vtx: 2 -458716126 527931126 0 0 0 0 0
\r
4266 seg: 2 13 635000 0 0
\r
4267 vtx: 3 -458716126 480448874 0 0 0 0 0
\r
4268 seg: 3 13 635000 0 0
\r
4269 vtx: 4 -460375000 478790000 11 0 0 0 0
\r
4270 connect: 8 7 6 2 0
\r
4271 vtx: 1 -526415000 529590000 11 0 0 0 0
\r
4272 seg: 1 12 635000 0 0
\r
4273 vtx: 2 -531495000 529590000 0 0 0 0 0
\r
4274 seg: 2 12 635000 0 0
\r
4275 vtx: 3 -534035000 527050000 11 0 0 0 0
\r
4276 connect: 9 8 7 5 0
\r
4277 vtx: 1 -513715000 527050000 11 0 0 0 0
\r
4278 seg: 1 13 635000 0 0
\r
4279 vtx: 2 -515176770 528511770 0 0 0 0 0
\r
4280 seg: 2 13 635000 0 0
\r
4281 vtx: 3 -515176770 530611588 0 0 0 0 11452
\r
4282 seg: 3 13 635000 0 0
\r
4283 vtx: 4 -515879080 531314152 0 0 0 0 0
\r
4284 seg: 4 13 635000 0 0
\r
4285 vtx: 5 -524690848 531314152 0 0 0 0 0
\r
4286 seg: 5 13 635000 0 0
\r
4287 vtx: 6 -526415000 529590000 11 0 0 0 0
\r
4288 connect: 10 10 9 2 0
\r
4289 vtx: 1 -490855000 527050000 11 0 0 0 0
\r
4290 seg: 1 12 635000 0 0
\r
4291 vtx: 2 -503555000 527050000 0 0 0 0 0
\r
4292 seg: 2 12 635000 0 0
\r
4293 vtx: 3 -506095000 529590000 11 0 0 0 0
\r
4294 connect: 11 11 10 2 0
\r
4295 vtx: 1 -483235000 529590000 11 0 0 0 0
\r
4296 seg: 1 13 635000 0 0
\r
4297 vtx: 2 -485775000 527050000 0 0 0 0 0
\r
4298 seg: 2 13 635000 0 0
\r
4299 vtx: 3 -490855000 527050000 11 0 0 0 0
\r
4300 connect: 12 12 11 2 0
\r
4301 vtx: 1 -467995000 527050000 11 0 0 0 0
\r
4302 seg: 1 12 635000 0 0
\r
4303 vtx: 2 -480695000 527050000 0 0 0 0 0
\r
4304 seg: 2 12 635000 0 0
\r
4305 vtx: 3 -483235000 529590000 11 0 0 0 0
\r
4306 connect: 13 13 12 2 0
\r
4307 vtx: 1 -460375000 529590000 11 0 0 0 0
\r
4308 seg: 1 12 635000 0 0
\r
4309 vtx: 2 -462915000 527050000 0 0 0 0 0
\r
4310 seg: 2 12 635000 0 0
\r
4311 vtx: 3 -467995000 527050000 11 0 0 0 0
\r
4312 connect: 14 15 14 2 0
\r
4313 vtx: 1 -526415000 478790000 11 0 0 0 0
\r
4314 seg: 1 13 635000 0 0
\r
4315 vtx: 2 -531495000 478790000 0 0 0 0 0
\r
4316 seg: 2 13 635000 0 0
\r
4317 vtx: 3 -534035000 476250000 11 0 0 0 0
\r
4318 connect: 15 18 14 2 0
\r
4319 vtx: 1 -548005000 478790000 11 0 0 0 0
\r
4320 seg: 1 12 635000 0 0
\r
4321 vtx: 2 -545465000 476250000 0 0 0 0 0
\r
4322 seg: 2 12 635000 0 0
\r
4323 vtx: 3 -534035000 476250000 11 0 0 0 0
\r
4324 connect: 16 16 15 2 0
\r
4325 vtx: 1 -512445000 476250000 11 0 0 0 0
\r
4326 seg: 1 13 635000 0 0
\r
4327 vtx: 2 -523875000 476250000 0 0 0 0 0
\r
4328 seg: 2 13 635000 0 0
\r
4329 vtx: 3 -526415000 478790000 11 0 0 0 0
\r
4330 connect: 17 17 16 2 0
\r
4331 vtx: 1 -504825000 478790000 11 0 0 0 0
\r
4332 seg: 1 12 635000 0 0
\r
4333 vtx: 2 -507365000 476250000 0 0 0 0 0
\r
4334 seg: 2 12 635000 0 0
\r
4335 vtx: 3 -512445000 476250000 11 0 0 0 0
\r
4336 connect: 18 9 -1 3 0
\r
4337 vtx: 1 -506095000 529590000 11 0 0 0 0
\r
4338 seg: 1 13 635000 0 0
\r
4339 vtx: 2 -507561596 531056596 0 0 0 0 0
\r
4340 seg: 2 13 635000 0 0
\r
4341 vtx: 3 -514731508 531056596 0 0 0 0 0
\r
4342 seg: 3 13 635000 0 0
\r
4343 vtx: 4 -515176770 530611588 0 0 0 0 11452
\r
4344 connect: 19 4 -1 2 0
\r
4345 vtx: 1 -467995000 476250000 11 0 0 0 0
\r
4346 seg: 1 12 635000 0 0
\r
4347 vtx: 2 -468644478 476250000 0 0 0 0 0
\r
4348 seg: 2 12 635000 0 0
\r
4349 vtx: 3 -469458040 477063562 0 0 0 0 29314
\r
4351 net: "$G_Vss_$G0" 12 11 0 635000 711200 355600 1
\r
4352 pin: 1 IC_0_CD4007_1.7
\r
4353 pin: 2 IC_6_CD4007_1.7
\r
4354 pin: 3 IC_5_CD4007_1.7
\r
4355 pin: 4 IC_1_CD4007_1.7
\r
4356 pin: 5 IC_2_CD4007_1.4
\r
4357 pin: 6 IC_2_CD4007_1.7
\r
4358 pin: 7 IC_3_CD4007_1.7
\r
4359 pin: 8 IC_4_CD4007_1.7
\r
4360 pin: 9 IC_8_CD4007_1.7
\r
4361 pin: 10 IC_7_CD4007_1.7
\r
4362 pin: 11 X_IC_9_CD4007_1.7
\r
4364 connect: 1 3 0 5 0
\r
4365 vtx: 1 -534035000 514350000 11 0 0 0 0
\r
4366 seg: 1 13 635000 0 0
\r
4367 vtx: 2 -538293310 518608310 0 0 0 0 0
\r
4368 seg: 2 13 635000 0 0
\r
4369 vtx: 3 -541610550 518608310 0 0 0 0 0
\r
4370 seg: 3 13 635000 0 0
\r
4371 vtx: 4 -547330122 512888992 0 0 0 0 0
\r
4372 seg: 4 13 635000 0 0
\r
4373 vtx: 5 -554163738 512888992 0 0 0 0 0
\r
4374 seg: 5 13 635000 0 0
\r
4375 vtx: 6 -555625000 514350000 11 0 0 0 0
\r
4376 connect: 2 7 1 14 0
\r
4377 vtx: 1 -467995000 514350000 11 0 0 0 0
\r
4378 seg: 1 13 635000 0 0
\r
4379 vtx: 2 -474325188 508019812 0 0 0 0 0
\r
4380 seg: 2 13 635000 0 0
\r
4381 vtx: 3 -474792548 508019812 0 0 0 0 32072
\r
4382 seg: 3 13 635000 0 0
\r
4383 vtx: 4 -474792548 503470926 0 0 0 0 0
\r
4384 seg: 4 13 635000 0 0
\r
4385 vtx: 5 -474241876 502920254 0 0 0 0 13581
\r
4386 seg: 5 13 635000 0 0
\r
4387 vtx: 6 -479869754 497292630 0 0 0 0 0
\r
4388 seg: 6 13 635000 0 0
\r
4389 vtx: 7 -479869754 489299504 0 0 0 0 0
\r
4390 seg: 7 13 635000 0 0
\r
4391 vtx: 8 -473895928 483325678 0 0 0 0 0
\r
4392 seg: 8 13 635000 0 0
\r
4393 vtx: 9 -473895928 468636604 0 0 0 0 21173
\r
4394 seg: 9 13 635000 0 0
\r
4395 vtx: 10 -475496128 468636604 0 0 0 0 0
\r
4396 seg: 10 13 635000 0 0
\r
4397 vtx: 11 -477560386 466572346 0 0 0 0 0
\r
4398 seg: 11 13 635000 0 0
\r
4399 vtx: 12 -477560386 465889086 0 0 0 0 0
\r
4400 seg: 12 13 635000 0 0
\r
4401 vtx: 13 -481369624 462079848 0 0 0 0 0
\r
4402 seg: 13 13 635000 0 0
\r
4403 vtx: 14 -488114848 462079848 0 0 0 0 0
\r
4404 seg: 14 13 635000 0 0
\r
4405 vtx: 15 -489585000 463550000 11 0 0 0 0
\r
4406 connect: 3 9 1 3 0
\r
4407 vtx: 1 -512445000 463550000 11 0 0 0 0
\r
4408 seg: 1 12 635000 0 0
\r
4409 vtx: 2 -510982468 462087468 0 0 0 0 0
\r
4410 seg: 2 12 635000 0 0
\r
4411 vtx: 3 -491047532 462087468 0 0 0 0 0
\r
4412 seg: 3 12 635000 0 0
\r
4413 vtx: 4 -489585000 463550000 11 0 0 0 0
\r
4414 connect: 4 5 3 3 0
\r
4415 vtx: 1 -513715000 514350000 11 0 0 0 0
\r
4416 seg: 1 12 635000 0 0
\r
4417 vtx: 2 -516066024 511998976 0 0 0 0 0
\r
4418 seg: 2 12 635000 0 0
\r
4419 vtx: 3 -531683976 511998976 0 0 0 0 0
\r
4420 seg: 3 12 635000 0 0
\r
4421 vtx: 4 -534035000 514350000 11 0 0 0 0
\r
4422 connect: 5 5 4 5 0
\r
4423 vtx: 1 -513715000 514350000 11 0 0 0 0
\r
4424 seg: 1 12 635000 0 0
\r
4425 vtx: 2 -515194804 515829804 0 0 0 0 0
\r
4426 seg: 2 12 635000 0 0
\r
4427 vtx: 3 -515194804 520042140 0 0 0 0 0
\r
4428 seg: 3 12 635000 0 0
\r
4429 vtx: 4 -513727192 521509752 0 0 0 0 28422
\r
4430 seg: 4 12 635000 0 0
\r
4431 vtx: 5 -513715000 521521944 0 0 0 0 0
\r
4432 seg: 5 12 635000 0 0
\r
4433 vtx: 6 -513715000 521970000 11 0 0 0 0
\r
4434 connect: 6 9 8 3 0
\r
4435 vtx: 1 -512445000 463550000 11 0 0 0 0
\r
4436 seg: 1 13 635000 0 0
\r
4437 vtx: 2 -514800088 461194912 0 0 0 0 0
\r
4438 seg: 2 13 635000 0 0
\r
4439 vtx: 3 -531679912 461194912 0 0 0 0 0
\r
4440 seg: 3 13 635000 0 0
\r
4441 vtx: 4 -534035000 463550000 11 0 0 0 0
\r
4442 connect: 7 10 8 3 0
\r
4443 vtx: 1 -555625000 463550000 11 0 0 0 0
\r
4444 seg: 1 13 635000 0 0
\r
4445 vtx: 2 -554164500 462089500 0 0 0 0 0
\r
4446 seg: 2 13 635000 0 0
\r
4447 vtx: 3 -535495500 462089500 0 0 0 0 0
\r
4448 seg: 3 13 635000 0 0
\r
4449 vtx: 4 -534035000 463550000 11 0 0 0 0
\r
4450 connect: 8 11 -1 2 0
\r
4451 vtx: 1 -468630000 497840000 11 0 0 0 0
\r
4452 seg: 1 13 635000 0 0
\r
4453 vtx: 2 -469161622 497840000 0 0 0 0 0
\r
4454 seg: 2 13 635000 0 0
\r
4455 vtx: 3 -474241876 502920254 0 0 0 0 13581
\r
4456 connect: 9 6 -1 4 0
\r
4457 vtx: 1 -490855000 514350000 11 0 0 0 0
\r
4458 seg: 1 13 635000 0 0
\r
4459 vtx: 2 -484524812 508019812 0 0 0 0 0
\r
4460 seg: 2 13 635000 0 0
\r
4461 vtx: 3 -484440738 508019812 0 0 711200 355600 0
\r
4462 seg: 3 12 635000 0 0
\r
4463 vtx: 4 -477628712 508019812 0 0 711200 355600 0
\r
4464 seg: 4 13 635000 0 0
\r
4465 vtx: 5 -474792548 508019812 0 0 0 0 32072
\r
4466 connect: 10 2 -1 2 0
\r
4467 vtx: 1 -467995000 463550000 11 0 0 0 0
\r
4468 seg: 1 13 635000 0 0
\r
4469 vtx: 2 -473081604 468636604 0 0 0 0 0
\r
4470 seg: 2 13 635000 0 0
\r
4471 vtx: 3 -473895928 468636604 0 0 0 0 21173
\r
4472 connect: 11 6 -1 5 0
\r
4473 vtx: 1 -490855000 514350000 11 0 0 0 0
\r
4474 seg: 1 12 635000 0 0
\r
4475 vtx: 2 -492319564 512885436 0 0 0 0 0
\r
4476 seg: 2 12 635000 0 0
\r
4477 vtx: 3 -506695964 512885436 0 0 0 0 0
\r
4478 seg: 3 12 635000 0 0
\r
4479 vtx: 4 -509047242 515236714 0 0 0 0 0
\r
4480 seg: 4 12 635000 0 0
\r
4481 vtx: 5 -509047242 516829802 0 0 0 0 0
\r
4482 seg: 5 12 635000 0 0
\r
4483 vtx: 6 -513727192 521509752 0 0 0 0 28422
\r
4485 net: "$G_Vdd_$G1_$G3" 20 19 0 0 0 0 1
\r
4486 pin: 1 IC_0_CD4007_4.2
\r
4487 pin: 2 IC_0_CD4007_4.14
\r
4488 pin: 3 IC_6_CD4007_4.2
\r
4489 pin: 4 IC_6_CD4007_4.14
\r
4490 pin: 5 IC_5_CD4007_4.2
\r
4491 pin: 6 IC_5_CD4007_4.14
\r
4492 pin: 7 IC_1_CD4007_4.2
\r
4493 pin: 8 IC_1_CD4007_4.14
\r
4494 pin: 9 IC_2_CD4007_4.2
\r
4495 pin: 10 IC_2_CD4007_4.14
\r
4496 pin: 11 IC_3_CD4007_4.2
\r
4497 pin: 12 IC_3_CD4007_4.14
\r
4498 pin: 13 IC_4_CD4007_4.2
\r
4499 pin: 14 IC_4_CD4007_4.14
\r
4500 pin: 15 IC_8_CD4007_4.2
\r
4501 pin: 16 IC_8_CD4007_4.14
\r
4502 pin: 17 IC_7_CD4007_4.2
\r
4503 pin: 18 IC_7_CD4007_4.14
\r
4504 pin: 19 X_IC_9_CD4007_4.14
\r
4506 connect: 1 1 0 2 0
\r
4507 vtx: 1 -446405000 453390000 11 0 0 0 0
\r
4508 seg: 1 12 254000 0 0
\r
4509 vtx: 2 -448945000 450850000 0 0 0 0 0
\r
4510 seg: 2 12 254000 0 0
\r
4511 vtx: 3 -454025000 450850000 11 0 0 0 0
\r
4512 connect: 2 6 1 2 0
\r
4513 vtx: 1 -432435000 450850000 11 0 0 0 0
\r
4514 seg: 1 12 254000 0 0
\r
4515 vtx: 2 -443865000 450850000 0 0 0 0 0
\r
4516 seg: 2 12 254000 0 0
\r
4517 vtx: 3 -446405000 453390000 11 0 0 0 0
\r
4518 connect: 3 3 2 2 0
\r
4519 vtx: 1 -380365000 402590000 11 0 0 0 0
\r
4520 seg: 1 12 254000 0 0
\r
4521 vtx: 2 -382905000 400050000 0 0 0 0 0
\r
4522 seg: 2 12 254000 0 0
\r
4523 vtx: 3 -387985000 400050000 11 0 0 0 0
\r
4524 connect: 4 17 2 2 0
\r
4525 vtx: 1 -403225000 402590000 11 0 0 0 0
\r
4526 seg: 1 12 254000 0 0
\r
4527 vtx: 2 -400685000 400050000 0 0 0 0 0
\r
4528 seg: 2 12 254000 0 0
\r
4529 vtx: 3 -387985000 400050000 11 0 0 0 0
\r
4530 connect: 5 5 3 6 0
\r
4531 vtx: 1 -358775000 402590000 11 0 0 0 0
\r
4532 seg: 1 12 254000 0 0
\r
4533 vtx: 2 -360237532 404052532 0 0 0 0 0
\r
4534 seg: 2 12 254000 0 0
\r
4535 vtx: 3 -367417858 404052532 0 0 0 0 0
\r
4536 seg: 3 12 254000 0 0
\r
4537 vtx: 4 -367858040 403612350 0 0 0 0 0
\r
4538 seg: 4 12 254000 0 0
\r
4539 vtx: 5 -367858040 400863562 0 0 0 0 31105
\r
4540 seg: 5 12 254000 0 0
\r
4541 vtx: 6 -378638562 400863562 0 0 0 0 0
\r
4542 seg: 6 12 254000 0 0
\r
4543 vtx: 7 -380365000 402590000 11 0 0 0 0
\r
4544 connect: 6 19 4 4 0
\r
4545 vtx: 1 -367030000 419100000 11 0 0 0 0
\r
4546 seg: 1 13 254000 0 0
\r
4547 vtx: 2 -367030000 417703000 0 0 0 0 0
\r
4548 seg: 2 13 254000 0 0
\r
4549 vtx: 3 -364934500 415607500 0 0 0 0 0
\r
4550 seg: 3 13 254000 0 0
\r
4551 vtx: 4 -364934500 401510500 0 0 0 0 0
\r
4552 seg: 4 13 254000 0 0
\r
4553 vtx: 5 -366395000 400050000 11 0 0 0 0
\r
4554 connect: 7 13 5 3 0
\r
4555 vtx: 1 -358775000 453390000 11 0 0 0 0
\r
4556 seg: 1 13 254000 0 0
\r
4557 vtx: 2 -357116126 451731126 0 0 0 0 0
\r
4558 seg: 2 13 254000 0 0
\r
4559 vtx: 3 -357116126 404248874 0 0 0 0 0
\r
4560 seg: 3 13 254000 0 0
\r
4561 vtx: 4 -358775000 402590000 11 0 0 0 0
\r
4562 connect: 8 7 6 2 0
\r
4563 vtx: 1 -424815000 453390000 11 0 0 0 0
\r
4564 seg: 1 12 254000 0 0
\r
4565 vtx: 2 -429895000 453390000 0 0 0 0 0
\r
4566 seg: 2 12 254000 0 0
\r
4567 vtx: 3 -432435000 450850000 11 0 0 0 0
\r
4568 connect: 9 8 7 5 0
\r
4569 vtx: 1 -412115000 450850000 11 0 0 0 0
\r
4570 seg: 1 13 254000 0 0
\r
4571 vtx: 2 -413576770 452311770 0 0 0 0 0
\r
4572 seg: 2 13 254000 0 0
\r
4573 vtx: 3 -413576770 454411588 0 0 0 0 25802
\r
4574 seg: 3 13 254000 0 0
\r
4575 vtx: 4 -414279080 455114152 0 0 0 0 0
\r
4576 seg: 4 13 254000 0 0
\r
4577 vtx: 5 -423090848 455114152 0 0 0 0 0
\r
4578 seg: 5 13 254000 0 0
\r
4579 vtx: 6 -424815000 453390000 11 0 0 0 0
\r
4580 connect: 10 10 9 2 0
\r
4581 vtx: 1 -389255000 450850000 11 0 0 0 0
\r
4582 seg: 1 12 254000 0 0
\r
4583 vtx: 2 -401955000 450850000 0 0 0 0 0
\r
4584 seg: 2 12 254000 0 0
\r
4585 vtx: 3 -404495000 453390000 11 0 0 0 0
\r
4586 connect: 11 11 10 2 0
\r
4587 vtx: 1 -381635000 453390000 11 0 0 0 0
\r
4588 seg: 1 13 254000 0 0
\r
4589 vtx: 2 -384175000 450850000 0 0 0 0 0
\r
4590 seg: 2 13 254000 0 0
\r
4591 vtx: 3 -389255000 450850000 11 0 0 0 0
\r
4592 connect: 12 12 11 2 0
\r
4593 vtx: 1 -366395000 450850000 11 0 0 0 0
\r
4594 seg: 1 12 254000 0 0
\r
4595 vtx: 2 -379095000 450850000 0 0 0 0 0
\r
4596 seg: 2 12 254000 0 0
\r
4597 vtx: 3 -381635000 453390000 11 0 0 0 0
\r
4598 connect: 13 13 12 2 0
\r
4599 vtx: 1 -358775000 453390000 11 0 0 0 0
\r
4600 seg: 1 12 254000 0 0
\r
4601 vtx: 2 -361315000 450850000 0 0 0 0 0
\r
4602 seg: 2 12 254000 0 0
\r
4603 vtx: 3 -366395000 450850000 11 0 0 0 0
\r
4604 connect: 14 15 14 2 0
\r
4605 vtx: 1 -424815000 402590000 11 0 0 0 0
\r
4606 seg: 1 13 254000 0 0
\r
4607 vtx: 2 -429895000 402590000 0 0 0 0 0
\r
4608 seg: 2 13 254000 0 0
\r
4609 vtx: 3 -432435000 400050000 11 0 0 0 0
\r
4610 connect: 15 18 14 2 0
\r
4611 vtx: 1 -446405000 402590000 11 0 0 0 0
\r
4612 seg: 1 12 254000 0 0
\r
4613 vtx: 2 -443865000 400050000 0 0 0 0 0
\r
4614 seg: 2 12 254000 0 0
\r
4615 vtx: 3 -432435000 400050000 11 0 0 0 0
\r
4616 connect: 16 16 15 2 0
\r
4617 vtx: 1 -410845000 400050000 11 0 0 0 0
\r
4618 seg: 1 13 254000 0 0
\r
4619 vtx: 2 -422275000 400050000 0 0 0 0 0
\r
4620 seg: 2 13 254000 0 0
\r
4621 vtx: 3 -424815000 402590000 11 0 0 0 0
\r
4622 connect: 17 17 16 2 0
\r
4623 vtx: 1 -403225000 402590000 11 0 0 0 0
\r
4624 seg: 1 12 254000 0 0
\r
4625 vtx: 2 -405765000 400050000 0 0 0 0 0
\r
4626 seg: 2 12 254000 0 0
\r
4627 vtx: 3 -410845000 400050000 11 0 0 0 0
\r
4628 connect: 18 9 -1 3 0
\r
4629 vtx: 1 -404495000 453390000 11 0 0 0 0
\r
4630 seg: 1 13 254000 0 0
\r
4631 vtx: 2 -405961596 454856596 0 0 0 0 0
\r
4632 seg: 2 13 254000 0 0
\r
4633 vtx: 3 -413131508 454856596 0 0 0 0 0
\r
4634 seg: 3 13 254000 0 0
\r
4635 vtx: 4 -413576770 454411588 0 0 0 0 25802
\r
4636 connect: 19 4 -1 2 0
\r
4637 vtx: 1 -366395000 400050000 11 0 0 0 0
\r
4638 seg: 1 12 254000 0 0
\r
4639 vtx: 2 -367044478 400050000 0 0 0 0 0
\r
4640 seg: 2 12 254000 0 0
\r
4641 vtx: 3 -367858040 400863562 0 0 0 0 31105
\r
4643 net: "_Q_$G1_$G2" 4 3 0 0 0 0 1
\r
4644 pin: 1 IC_3_CD4007_3.6
\r
4648 connect: 1 2 0 5 0
\r
4649 vtx: 1 -372745000 529590000 11 0 0 0 0
\r
4650 seg: 1 13 254000 0 0
\r
4651 vtx: 2 -372745000 521169392 0 0 0 0 0
\r
4652 seg: 2 13 254000 0 0
\r
4653 vtx: 3 -381035560 512878832 0 0 0 0 0
\r
4654 seg: 3 13 254000 0 0
\r
4655 vtx: 4 -381714502 512878832 0 0 0 0 5762
\r
4656 seg: 4 13 254000 0 0
\r
4657 vtx: 5 -385243832 512878832 0 0 0 0 0
\r
4658 seg: 5 13 254000 0 0
\r
4659 vtx: 6 -389255000 516890000 11 0 0 0 0
\r
4660 connect: 2 3 1 5 0
\r
4661 vtx: 1 -359410000 495300000 11 0 0 0 0
\r
4662 seg: 1 12 254000 0 0
\r
4663 vtx: 2 -357996490 496713510 0 0 0 0 0
\r
4664 seg: 2 12 254000 0 0
\r
4665 vtx: 3 -357996490 498403880 0 0 0 0 0
\r
4666 seg: 3 12 254000 0 0
\r
4667 vtx: 4 -362064300 502471690 0 0 0 0 0
\r
4668 seg: 4 12 254000 0 0
\r
4669 vtx: 5 -382456690 502471690 0 0 0 0 0
\r
4670 seg: 5 12 254000 0 0
\r
4671 vtx: 6 -384175000 504190000 11 0 0 0 0
\r
4672 connect: 3 1 -1 2 0
\r
4673 vtx: 1 -384175000 504190000 11 0 0 0 0
\r
4674 seg: 1 13 254000 0 0
\r
4675 vtx: 2 -381714502 506650498 0 0 0 0 0
\r
4676 seg: 2 13 254000 0 0
\r
4677 vtx: 3 -381714502 512878832 0 0 0 0 5762
\r
4679 net: "Xff$XMaster$X_Xlatch$NN_$G1" 2 1 0 0 0 0 1
\r
4680 pin: 1 IC_6_CD4007_2.9
\r
4682 connect: 1 1 0 6 0
\r
4683 vtx: 1 -550545000 420370000 11 0 0 0 0
\r
4684 seg: 1 12 254000 0 0
\r
4685 vtx: 2 -540871664 420370000 0 0 0 0 0
\r
4686 seg: 2 12 254000 0 0
\r
4687 vtx: 3 -517295638 396793974 0 0 0 0 0
\r
4688 seg: 3 12 254000 0 0
\r
4689 vtx: 4 -517295638 390121394 0 0 0 0 0
\r
4690 seg: 4 12 254000 0 0
\r
4691 vtx: 5 -512166870 384992626 0 0 0 0 0
\r
4692 seg: 5 12 254000 0 0
\r
4693 vtx: 6 -486862374 384992626 0 0 0 0 0
\r
4694 seg: 6 12 254000 0 0
\r
4695 vtx: 7 -481965000 389890000 11 0 0 0 0
\r
4697 net: "$G_Vss_$G1" 12 11 0 0 0 0 1
\r
4698 pin: 1 IC_0_CD4007_2.7
\r
4699 pin: 2 IC_6_CD4007_2.7
\r
4700 pin: 3 IC_5_CD4007_2.7
\r
4701 pin: 4 IC_1_CD4007_2.7
\r
4702 pin: 5 IC_2_CD4007_2.4
\r
4703 pin: 6 IC_2_CD4007_2.7
\r
4704 pin: 7 IC_3_CD4007_2.7
\r
4705 pin: 8 IC_4_CD4007_2.7
\r
4706 pin: 9 IC_8_CD4007_2.7
\r
4707 pin: 10 IC_7_CD4007_2.7
\r
4708 pin: 11 X_IC_9_CD4007_2.7
\r
4710 connect: 1 3 0 5 0
\r
4711 vtx: 1 -534035000 438150000 11 0 0 0 0
\r
4712 seg: 1 13 254000 0 0
\r
4713 vtx: 2 -538293310 442408310 0 0 0 0 0
\r
4714 seg: 2 13 254000 0 0
\r
4715 vtx: 3 -541610550 442408310 0 0 0 0 0
\r
4716 seg: 3 13 254000 0 0
\r
4717 vtx: 4 -547330122 436688992 0 0 0 0 0
\r
4718 seg: 4 13 254000 0 0
\r
4719 vtx: 5 -554163738 436688992 0 0 0 0 0
\r
4720 seg: 5 13 254000 0 0
\r
4721 vtx: 6 -555625000 438150000 11 0 0 0 0
\r
4722 connect: 2 7 1 14 0
\r
4723 vtx: 1 -467995000 438150000 11 0 0 0 0
\r
4724 seg: 1 13 254000 0 0
\r
4725 vtx: 2 -474325188 431819812 0 0 0 0 0
\r
4726 seg: 2 13 254000 0 0
\r
4727 vtx: 3 -474792548 431819812 0 0 0 0 13231
\r
4728 seg: 3 13 254000 0 0
\r
4729 vtx: 4 -474792548 427270926 0 0 0 0 0
\r
4730 seg: 4 13 254000 0 0
\r
4731 vtx: 5 -474241876 426720254 0 0 0 0 27884
\r
4732 seg: 5 13 254000 0 0
\r
4733 vtx: 6 -479869754 421092630 0 0 0 0 0
\r
4734 seg: 6 13 254000 0 0
\r
4735 vtx: 7 -479869754 413099504 0 0 0 0 0
\r
4736 seg: 7 13 254000 0 0
\r
4737 vtx: 8 -473895928 407125678 0 0 0 0 0
\r
4738 seg: 8 13 254000 0 0
\r
4739 vtx: 9 -473895928 392436604 0 0 0 0 20262
\r
4740 seg: 9 13 254000 0 0
\r
4741 vtx: 10 -475496128 392436604 0 0 0 0 0
\r
4742 seg: 10 13 254000 0 0
\r
4743 vtx: 11 -477560386 390372346 0 0 0 0 0
\r
4744 seg: 11 13 254000 0 0
\r
4745 vtx: 12 -477560386 389689086 0 0 0 0 0
\r
4746 seg: 12 13 254000 0 0
\r
4747 vtx: 13 -481369624 385879848 0 0 0 0 0
\r
4748 seg: 13 13 254000 0 0
\r
4749 vtx: 14 -488114848 385879848 0 0 0 0 0
\r
4750 seg: 14 13 254000 0 0
\r
4751 vtx: 15 -489585000 387350000 11 0 0 0 0
\r
4752 connect: 3 9 1 3 0
\r
4753 vtx: 1 -512445000 387350000 11 0 0 0 0
\r
4754 seg: 1 12 254000 0 0
\r
4755 vtx: 2 -510982468 385887468 0 0 0 0 0
\r
4756 seg: 2 12 254000 0 0
\r
4757 vtx: 3 -491047532 385887468 0 0 0 0 0
\r
4758 seg: 3 12 254000 0 0
\r
4759 vtx: 4 -489585000 387350000 11 0 0 0 0
\r
4760 connect: 4 5 3 3 0
\r
4761 vtx: 1 -513715000 438150000 11 0 0 0 0
\r
4762 seg: 1 12 254000 0 0
\r
4763 vtx: 2 -516066024 435798976 0 0 0 0 0
\r
4764 seg: 2 12 254000 0 0
\r
4765 vtx: 3 -531683976 435798976 0 0 0 0 0
\r
4766 seg: 3 12 254000 0 0
\r
4767 vtx: 4 -534035000 438150000 11 0 0 0 0
\r
4768 connect: 5 5 4 5 0
\r
4769 vtx: 1 -513715000 438150000 11 0 0 0 0
\r
4770 seg: 1 12 254000 0 0
\r
4771 vtx: 2 -515194804 439629804 0 0 0 0 0
\r
4772 seg: 2 12 254000 0 0
\r
4773 vtx: 3 -515194804 443842140 0 0 0 0 0
\r
4774 seg: 3 12 254000 0 0
\r
4775 vtx: 4 -513727192 445309752 0 0 0 0 28059
\r
4776 seg: 4 12 254000 0 0
\r
4777 vtx: 5 -513715000 445321944 0 0 0 0 0
\r
4778 seg: 5 12 254000 0 0
\r
4779 vtx: 6 -513715000 445770000 11 0 0 0 0
\r
4780 connect: 6 9 8 3 0
\r
4781 vtx: 1 -512445000 387350000 11 0 0 0 0
\r
4782 seg: 1 13 254000 0 0
\r
4783 vtx: 2 -514800088 384994912 0 0 0 0 0
\r
4784 seg: 2 13 254000 0 0
\r
4785 vtx: 3 -531679912 384994912 0 0 0 0 0
\r
4786 seg: 3 13 254000 0 0
\r
4787 vtx: 4 -534035000 387350000 11 0 0 0 0
\r
4788 connect: 7 10 8 3 0
\r
4789 vtx: 1 -555625000 387350000 11 0 0 0 0
\r
4790 seg: 1 13 254000 0 0
\r
4791 vtx: 2 -554164500 385889500 0 0 0 0 0
\r
4792 seg: 2 13 254000 0 0
\r
4793 vtx: 3 -535495500 385889500 0 0 0 0 0
\r
4794 seg: 3 13 254000 0 0
\r
4795 vtx: 4 -534035000 387350000 11 0 0 0 0
\r
4796 connect: 8 11 -1 2 0
\r
4797 vtx: 1 -468630000 421640000 11 0 0 0 0
\r
4798 seg: 1 13 254000 0 0
\r
4799 vtx: 2 -469161622 421640000 0 0 0 0 0
\r
4800 seg: 2 13 254000 0 0
\r
4801 vtx: 3 -474241876 426720254 0 0 0 0 27884
\r
4802 connect: 9 6 -1 4 0
\r
4803 vtx: 1 -490855000 438150000 11 0 0 0 0
\r
4804 seg: 1 13 254000 0 0
\r
4805 vtx: 2 -484524812 431819812 0 0 0 0 0
\r
4806 seg: 2 13 254000 0 0
\r
4807 vtx: 3 -484440738 431819812 0 0 711200 355600 0
\r
4808 seg: 3 12 254000 0 0
\r
4809 vtx: 4 -477628712 431819812 0 0 711200 355600 0
\r
4810 seg: 4 13 254000 0 0
\r
4811 vtx: 5 -474792548 431819812 0 0 0 0 13231
\r
4812 connect: 10 2 -1 2 0
\r
4813 vtx: 1 -467995000 387350000 11 0 0 0 0
\r
4814 seg: 1 13 254000 0 0
\r
4815 vtx: 2 -473081604 392436604 0 0 0 0 0
\r
4816 seg: 2 13 254000 0 0
\r
4817 vtx: 3 -473895928 392436604 0 0 0 0 20262
\r
4818 connect: 11 6 -1 5 0
\r
4819 vtx: 1 -490855000 438150000 11 0 0 0 0
\r
4820 seg: 1 12 254000 0 0
\r
4821 vtx: 2 -492319564 436685436 0 0 0 0 0
\r
4822 seg: 2 12 254000 0 0
\r
4823 vtx: 3 -506695964 436685436 0 0 0 0 0
\r
4824 seg: 3 12 254000 0 0
\r
4825 vtx: 4 -509047242 439036714 0 0 0 0 0
\r
4826 seg: 4 12 254000 0 0
\r
4827 vtx: 5 -509047242 440629802 0 0 0 0 0
\r
4828 seg: 5 12 254000 0 0
\r
4829 vtx: 6 -513727192 445309752 0 0 0 0 28059
\r
4831 net: "$G_Vdd_$G1" 20 19 0 0 0 0 1
\r
4832 pin: 1 IC_0_CD4007_2.2
\r
4833 pin: 2 IC_0_CD4007_2.14
\r
4834 pin: 3 IC_6_CD4007_2.2
\r
4835 pin: 4 IC_6_CD4007_2.14
\r
4836 pin: 5 IC_5_CD4007_2.2
\r
4837 pin: 6 IC_5_CD4007_2.14
\r
4838 pin: 7 IC_1_CD4007_2.2
\r
4839 pin: 8 IC_1_CD4007_2.14
\r
4840 pin: 9 IC_2_CD4007_2.2
\r
4841 pin: 10 IC_2_CD4007_2.14
\r
4842 pin: 11 IC_3_CD4007_2.2
\r
4843 pin: 12 IC_3_CD4007_2.14
\r
4844 pin: 13 IC_4_CD4007_2.2
\r
4845 pin: 14 IC_4_CD4007_2.14
\r
4846 pin: 15 IC_8_CD4007_2.2
\r
4847 pin: 16 IC_8_CD4007_2.14
\r
4848 pin: 17 IC_7_CD4007_2.2
\r
4849 pin: 18 IC_7_CD4007_2.14
\r
4850 pin: 19 X_IC_9_CD4007_2.14
\r
4852 connect: 1 1 0 2 0
\r
4853 vtx: 1 -548005000 453390000 11 0 0 0 0
\r
4854 seg: 1 12 254000 0 0
\r
4855 vtx: 2 -550545000 450850000 0 0 0 0 0
\r
4856 seg: 2 12 254000 0 0
\r
4857 vtx: 3 -555625000 450850000 11 0 0 0 0
\r
4858 connect: 2 6 1 2 0
\r
4859 vtx: 1 -534035000 450850000 11 0 0 0 0
\r
4860 seg: 1 12 254000 0 0
\r
4861 vtx: 2 -545465000 450850000 0 0 0 0 0
\r
4862 seg: 2 12 254000 0 0
\r
4863 vtx: 3 -548005000 453390000 11 0 0 0 0
\r
4864 connect: 3 3 2 2 0
\r
4865 vtx: 1 -481965000 402590000 11 0 0 0 0
\r
4866 seg: 1 12 254000 0 0
\r
4867 vtx: 2 -484505000 400050000 0 0 0 0 0
\r
4868 seg: 2 12 254000 0 0
\r
4869 vtx: 3 -489585000 400050000 11 0 0 0 0
\r
4870 connect: 4 17 2 2 0
\r
4871 vtx: 1 -504825000 402590000 11 0 0 0 0
\r
4872 seg: 1 12 254000 0 0
\r
4873 vtx: 2 -502285000 400050000 0 0 0 0 0
\r
4874 seg: 2 12 254000 0 0
\r
4875 vtx: 3 -489585000 400050000 11 0 0 0 0
\r
4876 connect: 5 5 3 6 0
\r
4877 vtx: 1 -460375000 402590000 11 0 0 0 0
\r
4878 seg: 1 12 254000 0 0
\r
4879 vtx: 2 -461837532 404052532 0 0 0 0 0
\r
4880 seg: 2 12 254000 0 0
\r
4881 vtx: 3 -469017858 404052532 0 0 0 0 0
\r
4882 seg: 3 12 254000 0 0
\r
4883 vtx: 4 -469458040 403612350 0 0 0 0 0
\r
4884 seg: 4 12 254000 0 0
\r
4885 vtx: 5 -469458040 400863562 0 0 0 0 6304
\r
4886 seg: 5 12 254000 0 0
\r
4887 vtx: 6 -480238562 400863562 0 0 0 0 0
\r
4888 seg: 6 12 254000 0 0
\r
4889 vtx: 7 -481965000 402590000 11 0 0 0 0
\r
4890 connect: 6 19 4 4 0
\r
4891 vtx: 1 -468630000 419100000 11 0 0 0 0
\r
4892 seg: 1 13 254000 0 0
\r
4893 vtx: 2 -468630000 417703000 0 0 0 0 0
\r
4894 seg: 2 13 254000 0 0
\r
4895 vtx: 3 -466534500 415607500 0 0 0 0 0
\r
4896 seg: 3 13 254000 0 0
\r
4897 vtx: 4 -466534500 401510500 0 0 0 0 0
\r
4898 seg: 4 13 254000 0 0
\r
4899 vtx: 5 -467995000 400050000 11 0 0 0 0
\r
4900 connect: 7 13 5 3 0
\r
4901 vtx: 1 -460375000 453390000 11 0 0 0 0
\r
4902 seg: 1 13 254000 0 0
\r
4903 vtx: 2 -458716126 451731126 0 0 0 0 0
\r
4904 seg: 2 13 254000 0 0
\r
4905 vtx: 3 -458716126 404248874 0 0 0 0 0
\r
4906 seg: 3 13 254000 0 0
\r
4907 vtx: 4 -460375000 402590000 11 0 0 0 0
\r
4908 connect: 8 7 6 2 0
\r
4909 vtx: 1 -526415000 453390000 11 0 0 0 0
\r
4910 seg: 1 12 254000 0 0
\r
4911 vtx: 2 -531495000 453390000 0 0 0 0 0
\r
4912 seg: 2 12 254000 0 0
\r
4913 vtx: 3 -534035000 450850000 11 0 0 0 0
\r
4914 connect: 9 8 7 5 0
\r
4915 vtx: 1 -513715000 450850000 11 0 0 0 0
\r
4916 seg: 1 13 254000 0 0
\r
4917 vtx: 2 -515176770 452311770 0 0 0 0 0
\r
4918 seg: 2 13 254000 0 0
\r
4919 vtx: 3 -515176770 454411588 0 0 0 0 5607
\r
4920 seg: 3 13 254000 0 0
\r
4921 vtx: 4 -515879080 455114152 0 0 0 0 0
\r
4922 seg: 4 13 254000 0 0
\r
4923 vtx: 5 -524690848 455114152 0 0 0 0 0
\r
4924 seg: 5 13 254000 0 0
\r
4925 vtx: 6 -526415000 453390000 11 0 0 0 0
\r
4926 connect: 10 10 9 2 0
\r
4927 vtx: 1 -490855000 450850000 11 0 0 0 0
\r
4928 seg: 1 12 254000 0 0
\r
4929 vtx: 2 -503555000 450850000 0 0 0 0 0
\r
4930 seg: 2 12 254000 0 0
\r
4931 vtx: 3 -506095000 453390000 11 0 0 0 0
\r
4932 connect: 11 11 10 2 0
\r
4933 vtx: 1 -483235000 453390000 11 0 0 0 0
\r
4934 seg: 1 13 254000 0 0
\r
4935 vtx: 2 -485775000 450850000 0 0 0 0 0
\r
4936 seg: 2 13 254000 0 0
\r
4937 vtx: 3 -490855000 450850000 11 0 0 0 0
\r
4938 connect: 12 12 11 2 0
\r
4939 vtx: 1 -467995000 450850000 11 0 0 0 0
\r
4940 seg: 1 12 254000 0 0
\r
4941 vtx: 2 -480695000 450850000 0 0 0 0 0
\r
4942 seg: 2 12 254000 0 0
\r
4943 vtx: 3 -483235000 453390000 11 0 0 0 0
\r
4944 connect: 13 13 12 2 0
\r
4945 vtx: 1 -460375000 453390000 11 0 0 0 0
\r
4946 seg: 1 12 254000 0 0
\r
4947 vtx: 2 -462915000 450850000 0 0 0 0 0
\r
4948 seg: 2 12 254000 0 0
\r
4949 vtx: 3 -467995000 450850000 11 0 0 0 0
\r
4950 connect: 14 15 14 2 0
\r
4951 vtx: 1 -526415000 402590000 11 0 0 0 0
\r
4952 seg: 1 13 254000 0 0
\r
4953 vtx: 2 -531495000 402590000 0 0 0 0 0
\r
4954 seg: 2 13 254000 0 0
\r
4955 vtx: 3 -534035000 400050000 11 0 0 0 0
\r
4956 connect: 15 18 14 2 0
\r
4957 vtx: 1 -548005000 402590000 11 0 0 0 0
\r
4958 seg: 1 12 254000 0 0
\r
4959 vtx: 2 -545465000 400050000 0 0 0 0 0
\r
4960 seg: 2 12 254000 0 0
\r
4961 vtx: 3 -534035000 400050000 11 0 0 0 0
\r
4962 connect: 16 16 15 2 0
\r
4963 vtx: 1 -512445000 400050000 11 0 0 0 0
\r
4964 seg: 1 13 254000 0 0
\r
4965 vtx: 2 -523875000 400050000 0 0 0 0 0
\r
4966 seg: 2 13 254000 0 0
\r
4967 vtx: 3 -526415000 402590000 11 0 0 0 0
\r
4968 connect: 17 17 16 2 0
\r
4969 vtx: 1 -504825000 402590000 11 0 0 0 0
\r
4970 seg: 1 12 254000 0 0
\r
4971 vtx: 2 -507365000 400050000 0 0 0 0 0
\r
4972 seg: 2 12 254000 0 0
\r
4973 vtx: 3 -512445000 400050000 11 0 0 0 0
\r
4974 connect: 18 9 -1 3 0
\r
4975 vtx: 1 -506095000 453390000 11 0 0 0 0
\r
4976 seg: 1 13 254000 0 0
\r
4977 vtx: 2 -507561596 454856596 0 0 0 0 0
\r
4978 seg: 2 13 254000 0 0
\r
4979 vtx: 3 -514731508 454856596 0 0 0 0 0
\r
4980 seg: 3 13 254000 0 0
\r
4981 vtx: 4 -515176770 454411588 0 0 0 0 5607
\r
4982 connect: 19 4 -1 2 0
\r
4983 vtx: 1 -467995000 400050000 11 0 0 0 0
\r
4984 seg: 1 12 254000 0 0
\r
4985 vtx: 2 -468644478 400050000 0 0 0 0 0
\r
4986 seg: 2 12 254000 0 0
\r
4987 vtx: 3 -469458040 400863562 0 0 0 0 6304
\r
4989 net: "Xff$XMaster$_Q_storage_$G1" 3 2 0 0 0 0 1
\r
4990 pin: 1 IC_6_CD4007_2.6
\r
4993 connect: 1 2 0 7 0
\r
4994 vtx: 1 -537845000 427990000 11 0 0 0 0
\r
4995 seg: 1 12 254000 0 0
\r
4996 vtx: 2 -530911308 421056308 0 0 0 0 0
\r
4997 seg: 2 12 254000 0 0
\r
4998 vtx: 3 -530911308 414811464 0 0 0 0 0
\r
4999 seg: 3 12 254000 0 0
\r
5000 vtx: 4 -526243296 410143452 0 0 0 0 0
\r
5001 seg: 4 12 254000 0 0
\r
5002 vtx: 5 -510886202 410143452 0 0 0 0 0
\r
5003 seg: 5 12 254000 0 0
\r
5004 vtx: 6 -510717800 410311854 0 0 711200 355600 0
\r
5005 seg: 6 13 254000 0 0
\r
5006 vtx: 7 -510006854 410311854 0 0 0 0 0
\r
5007 seg: 7 13 254000 0 0
\r
5008 vtx: 8 -489585000 389890000 11 0 0 0 0
\r
5009 connect: 2 2 1 2 0
\r
5010 vtx: 1 -537845000 427990000 11 0 0 0 0
\r
5011 seg: 1 13 254000 0 0
\r
5012 vtx: 2 -537845000 438150000 0 0 0 0 0
\r
5013 seg: 2 13 254000 0 0
\r
5014 vtx: 3 -540385000 440690000 11 0 0 0 0
\r
5016 net: "Xff$XMaster$XXgatebot$NI_$G1" 2 1 0 0 0 0 1
\r
5017 pin: 1 IC_1_CD4007_2.4
\r
5018 pin: 2 IC_1_CD4007_2.8
\r
5019 connect: 1 1 0 1 0
\r
5020 vtx: 1 -526415000 438150000 11 0 0 0 0
\r
5021 seg: 1 12 254000 0 0
\r
5022 vtx: 2 -534035000 445770000 11 0 0 0 0
\r
5024 net: "Xff$between" 5 4 0 0 0 0 1
\r
5025 pin: 1 IC_6_CD4007_1.3
\r
5026 pin: 2 IC_2_CD4007_1.3
\r
5027 pin: 3 IC_8_CD4007_1.3
\r
5030 connect: 1 4 0 3 0
\r
5031 vtx: 1 -507365000 488950000 11 0 0 0 0
\r
5032 seg: 1 13 254000 0 0
\r
5033 vtx: 2 -507365000 485255062 0 0 0 0 0
\r
5034 seg: 2 13 254000 0 0
\r
5035 vtx: 3 -495819938 473710000 0 0 0 0 0
\r
5036 seg: 3 13 254000 0 0
\r
5037 vtx: 4 -489585000 473710000 11 0 0 0 0
\r
5038 connect: 2 3 1 10 0
\r
5039 vtx: 1 -555625000 504190000 11 0 0 0 0
\r
5040 seg: 1 13 254000 0 0
\r
5041 vtx: 2 -555625000 499220744 0 0 0 0 0
\r
5042 seg: 2 13 254000 0 0
\r
5043 vtx: 3 -543631120 487226864 0 0 0 0 0
\r
5044 seg: 3 13 254000 0 0
\r
5045 vtx: 4 -541352740 487226864 0 0 0 0 11363
\r
5046 seg: 4 13 254000 0 0
\r
5047 vtx: 5 -541352740 487879898 0 0 0 0 0
\r
5048 seg: 5 13 254000 0 0
\r
5049 vtx: 6 -538428692 490803692 0 0 0 0 0
\r
5050 seg: 6 13 254000 0 0
\r
5051 vtx: 7 -530911308 490803692 0 0 0 0 0
\r
5052 seg: 7 13 254000 0 0
\r
5053 vtx: 8 -523240254 498474746 0 0 0 0 0
\r
5054 seg: 8 13 254000 0 0
\r
5055 vtx: 9 -512236974 498474746 0 0 0 0 3960
\r
5056 seg: 9 13 254000 0 0
\r
5057 vtx: 10 -512236974 523031974 0 0 0 0 0
\r
5058 seg: 10 13 254000 0 0
\r
5059 vtx: 11 -513715000 524510000 11 0 0 0 0
\r
5060 connect: 3 4 -1 3 0
\r
5061 vtx: 1 -507365000 488950000 11 0 0 0 0
\r
5062 seg: 1 13 254000 0 0
\r
5063 vtx: 2 -507365000 493928146 0 0 0 0 0
\r
5064 seg: 2 13 254000 0 0
\r
5065 vtx: 3 -511911346 498474746 0 0 0 0 0
\r
5066 seg: 3 13 254000 0 0
\r
5067 vtx: 4 -512236974 498474746 0 0 0 0 3960
\r
5068 connect: 4 2 -1 3 0
\r
5069 vtx: 1 -534035000 473710000 11 0 0 0 0
\r
5070 seg: 1 13 254000 0 0
\r
5071 vtx: 2 -536926028 476601028 0 0 0 0 0
\r
5072 seg: 2 13 254000 0 0
\r
5073 vtx: 3 -536926028 482800152 0 0 0 0 0
\r
5074 seg: 3 13 254000 0 0
\r
5075 vtx: 4 -541352740 487226864 0 0 0 0 11363
\r
5077 net: "0" 6 5 0 0 0 0 1
\r
5084 connect: 1 1 0 1 0
\r
5085 vtx: 1 -475615000 381635000 11 0 0 0 0
\r
5086 seg: 1 13 254000 0 0
\r
5087 vtx: 2 -478155000 381635000 11 0 0 0 0
\r
5088 connect: 2 5 2 1 0
\r
5089 vtx: 1 -478155000 379095000 11 0 0 0 0
\r
5090 seg: 1 13 254000 0 0
\r
5091 vtx: 2 -475615000 379095000 11 0 0 0 0
\r
5092 connect: 3 2 1 1 0
\r
5093 vtx: 1 -475615000 379095000 11 0 0 0 0
\r
5094 seg: 1 13 254000 0 0
\r
5095 vtx: 2 -475615000 381635000 11 0 0 0 0
\r
5096 connect: 4 4 3 1 0
\r
5097 vtx: 1 -452755000 379095000 11 0 0 0 0
\r
5098 seg: 1 13 254000 0 0
\r
5099 vtx: 2 -452755000 381635000 11 0 0 0 0
\r
5100 connect: 5 3 1 3 0
\r
5101 vtx: 1 -452755000 381635000 11 0 0 0 0
\r
5102 seg: 1 13 254000 0 0
\r
5103 vtx: 2 -452755000 382905000 0 0 0 0 0
\r
5104 seg: 2 13 254000 0 0
\r
5105 vtx: 3 -474345000 382905000 0 0 0 0 0
\r
5106 seg: 3 13 254000 0 0
\r
5107 vtx: 4 -475615000 381635000 11 0 0 0 0
\r
5109 net: "_Q_$G1_$G3" 4 3 0 0 0 0 1
\r
5110 pin: 1 IC_3_CD4007_4.6
\r
5114 connect: 1 2 0 5 0
\r
5115 vtx: 1 -372745000 453390000 11 0 0 0 0
\r
5116 seg: 1 13 254000 0 0
\r
5117 vtx: 2 -372745000 444969392 0 0 0 0 0
\r
5118 seg: 2 13 254000 0 0
\r
5119 vtx: 3 -381035560 436678832 0 0 0 0 0
\r
5120 seg: 3 13 254000 0 0
\r
5121 vtx: 4 -381714502 436678832 0 0 0 0 26586
\r
5122 seg: 4 13 254000 0 0
\r
5123 vtx: 5 -385243832 436678832 0 0 0 0 0
\r
5124 seg: 5 13 254000 0 0
\r
5125 vtx: 6 -389255000 440690000 11 0 0 0 0
\r
5126 connect: 2 3 1 5 0
\r
5127 vtx: 1 -359410000 419100000 11 0 0 0 0
\r
5128 seg: 1 12 254000 0 0
\r
5129 vtx: 2 -357996490 420513510 0 0 0 0 0
\r
5130 seg: 2 12 254000 0 0
\r
5131 vtx: 3 -357996490 422203880 0 0 0 0 0
\r
5132 seg: 3 12 254000 0 0
\r
5133 vtx: 4 -362064300 426271690 0 0 0 0 0
\r
5134 seg: 4 12 254000 0 0
\r
5135 vtx: 5 -382456690 426271690 0 0 0 0 0
\r
5136 seg: 5 12 254000 0 0
\r
5137 vtx: 6 -384175000 427990000 11 0 0 0 0
\r
5138 connect: 3 1 -1 2 0
\r
5139 vtx: 1 -384175000 427990000 11 0 0 0 0
\r
5140 seg: 1 13 254000 0 0
\r
5141 vtx: 2 -381714502 430450498 0 0 0 0 0
\r
5142 seg: 2 13 254000 0 0
\r
5143 vtx: 3 -381714502 436678832 0 0 0 0 26586
\r
5145 net: "Xff$XSlave$XXstiD$NTI_Out_$G1_$G2" 2 1 0 0 0 0 1
\r
5146 pin: 1 IC_2_CD4007_3.5
\r
5148 connect: 1 1 0 4 0
\r
5149 vtx: 1 -431165000 496570000 11 0 0 0 0
\r
5150 seg: 1 13 254000 0 0
\r
5151 vtx: 2 -424921172 496570000 0 0 0 0 0
\r
5152 seg: 2 13 254000 0 0
\r
5153 vtx: 3 -414475422 507015750 0 0 0 0 0
\r
5154 seg: 3 13 254000 0 0
\r
5155 vtx: 4 -414475422 517069578 0 0 0 0 0
\r
5156 seg: 4 13 254000 0 0
\r
5157 vtx: 5 -412115000 519430000 11 0 0 0 0
\r
5159 net: "Xff$XSlave$XXgatebot$NP_$G1_$G2" 3 2 0 0 0 0 1
\r
5160 pin: 1 IC_7_CD4007_3.1
\r
5161 pin: 2 IC_7_CD4007_3.13
\r
5163 connect: 1 1 0 3 0
\r
5164 vtx: 1 -403225000 476250000 11 0 0 0 0
\r
5165 seg: 1 13 254000 0 0
\r
5166 vtx: 2 -406844500 476250000 0 0 0 0 0
\r
5167 seg: 2 13 254000 0 0
\r
5168 vtx: 3 -409384500 478790000 0 0 0 0 0
\r
5169 seg: 3 13 254000 0 0
\r
5170 vtx: 4 -410845000 478790000 11 0 0 0 0
\r
5171 connect: 2 2 0 1 0
\r
5172 vtx: 1 -410845000 496570000 11 0 0 0 0
\r
5173 seg: 1 13 254000 0 0
\r
5174 vtx: 2 -410845000 478790000 11 0 0 0 0
\r
5176 net: "Xff$XSlave$XXstiD$PTI_Out_$G1_$G2" 2 1 0 0 0 0 1
\r
5177 pin: 1 IC_2_CD4007_3.1
\r
5179 connect: 1 1 0 4 0
\r
5180 vtx: 1 -401955000 488950000 11 0 0 0 0
\r
5181 seg: 1 13 254000 0 0
\r
5182 vtx: 2 -401955000 495939826 0 0 0 0 0
\r
5183 seg: 2 13 254000 0 0
\r
5184 vtx: 3 -408756612 502741438 0 0 0 0 0
\r
5185 seg: 3 13 254000 0 0
\r
5186 vtx: 4 -408756612 526231612 0 0 0 0 0
\r
5187 seg: 4 13 254000 0 0
\r
5188 vtx: 5 -412115000 529590000 11 0 0 0 0
\r
5190 net: "Xff$_CLK_$G1_$G2" 4 3 0 0 0 0 1
\r
5191 pin: 1 IC_5_CD4007_3.6
\r
5192 pin: 2 IC_1_CD4007_3.3
\r
5195 connect: 1 3 0 7 0
\r
5196 vtx: 1 -438785000 478790000 11 0 0 0 0
\r
5197 seg: 1 12 254000 0 0
\r
5198 vtx: 2 -436430928 481144072 0 0 0 0 2856
\r
5199 seg: 2 12 254000 0 0
\r
5200 vtx: 3 -425103036 481144072 0 0 0 0 0
\r
5201 seg: 3 12 254000 0 0
\r
5202 vtx: 4 -416750500 472791536 0 0 0 0 0
\r
5203 seg: 4 12 254000 0 0
\r
5204 vtx: 5 -416750500 466118956 0 0 0 0 0
\r
5205 seg: 5 12 254000 0 0
\r
5206 vtx: 6 -410935170 460303626 0 0 0 0 0
\r
5207 seg: 6 12 254000 0 0
\r
5208 vtx: 7 -372181374 460303626 0 0 0 0 0
\r
5209 seg: 7 12 254000 0 0
\r
5210 vtx: 8 -366395000 466090000 11 0 0 0 0
\r
5211 connect: 2 2 1 3 0
\r
5212 vtx: 1 -441325000 488950000 11 0 0 0 0
\r
5213 seg: 1 13 254000 0 0
\r
5214 vtx: 2 -430971452 499303548 0 0 0 0 0
\r
5215 seg: 2 13 254000 0 0
\r
5216 vtx: 3 -430971452 523046452 0 0 0 0 0
\r
5217 seg: 3 13 254000 0 0
\r
5218 vtx: 4 -432435000 524510000 11 0 0 0 0
\r
5219 connect: 3 2 -1 2 0
\r
5220 vtx: 1 -441325000 488950000 11 0 0 0 0
\r
5221 seg: 1 12 254000 0 0
\r
5222 vtx: 2 -441325000 486038144 0 0 0 0 0
\r
5223 seg: 2 12 254000 0 0
\r
5224 vtx: 3 -436430928 481144072 0 0 0 0 2856
\r
5226 net: "Xff$XMaster$XXgatetop$NP_$G1_$G2" 3 2 0 0 0 0 1
\r
5227 pin: 1 IC_5_CD4007_3.1
\r
5228 pin: 2 IC_5_CD4007_3.13
\r
5230 connect: 1 2 0 3 0
\r
5231 vtx: 1 -376555000 496570000 11 0 0 0 0
\r
5232 seg: 1 13 254000 0 0
\r
5233 vtx: 2 -376555000 490410500 0 0 0 0 0
\r
5234 seg: 2 13 254000 0 0
\r
5235 vtx: 3 -366395000 480250500 0 0 0 0 0
\r
5236 seg: 3 13 254000 0 0
\r
5237 vtx: 4 -366395000 478790000 11 0 0 0 0
\r
5238 connect: 2 1 0 3 0
\r
5239 vtx: 1 -358775000 476250000 11 0 0 0 0
\r
5240 seg: 1 12 254000 0 0
\r
5241 vtx: 2 -362394500 476250000 0 0 0 0 0
\r
5242 seg: 2 12 254000 0 0
\r
5243 vtx: 3 -364934500 478790000 0 0 0 0 0
\r
5244 seg: 3 12 254000 0 0
\r
5245 vtx: 4 -366395000 478790000 11 0 0 0 0
\r
5247 net: "Xff$XMaster$Q_storage_$G1_$G2" 3 2 0 0 0 0 1
\r
5248 pin: 1 IC_0_CD4007_3.3
\r
5251 connect: 1 1 0 11 0
\r
5252 vtx: 1 -389255000 496570000 11 0 0 0 0
\r
5253 seg: 1 12 254000 0 0
\r
5254 vtx: 2 -387535928 494850928 0 0 0 0 0
\r
5255 seg: 2 12 254000 0 0
\r
5256 vtx: 3 -387535928 488229656 0 0 0 0 0
\r
5257 seg: 3 12 254000 0 0
\r
5258 vtx: 4 -390371330 485394254 0 0 0 0 0
\r
5259 seg: 4 12 254000 0 0
\r
5260 vtx: 5 -424951398 485394254 0 0 0 0 0
\r
5261 seg: 5 12 254000 0 0
\r
5262 vtx: 6 -430850548 491293404 0 0 0 0 0
\r
5263 seg: 6 12 254000 0 0
\r
5264 vtx: 7 -430850548 493600486 0 0 0 0 0
\r
5265 seg: 7 12 254000 0 0
\r
5266 vtx: 8 -438785000 501534684 0 0 0 0 0
\r
5267 seg: 8 12 254000 0 0
\r
5268 vtx: 9 -438785000 504087892 0 0 0 0 0
\r
5269 seg: 9 12 254000 0 0
\r
5270 vtx: 10 -450215000 515517892 0 0 0 0 0
\r
5271 seg: 10 12 254000 0 0
\r
5272 vtx: 11 -450215000 520700000 0 0 0 0 0
\r
5273 seg: 11 12 254000 0 0
\r
5274 vtx: 12 -454025000 524510000 11 0 0 0 0
\r
5275 connect: 2 2 1 2 0
\r
5276 vtx: 1 -374015000 478790000 11 0 0 0 0
\r
5277 seg: 1 13 254000 0 0
\r
5278 vtx: 2 -374015000 481330000 0 0 0 0 0
\r
5279 seg: 2 13 254000 0 0
\r
5280 vtx: 3 -389255000 496570000 11 0 0 0 0
\r
5282 net: "Xff$XMaster$XXlatch$NP_$G1_$G2" 3 2 0 0 0 0 1
\r
5283 pin: 1 IC_0_CD4007_3.1
\r
5284 pin: 2 IC_0_CD4007_3.13
\r
5286 connect: 1 1 0 3 0
\r
5287 vtx: 1 -446405000 527050000 11 0 0 0 0
\r
5288 seg: 1 13 254000 0 0
\r
5289 vtx: 2 -448707764 529352764 0 0 0 0 0
\r
5290 seg: 2 13 254000 0 0
\r
5291 vtx: 3 -454025000 529352764 0 0 0 0 25024
\r
5292 seg: 3 13 254000 0 0
\r
5293 vtx: 4 -454025000 529590000 11 0 0 0 0
\r
5294 connect: 2 2 -1 4 0
\r
5295 vtx: 1 -441325000 504190000 11 0 0 0 0
\r
5296 seg: 1 13 254000 0 0
\r
5297 vtx: 2 -445934592 504190000 0 0 0 0 0
\r
5298 seg: 2 13 254000 0 0
\r
5299 vtx: 3 -455501248 513756910 0 0 0 0 0
\r
5300 seg: 3 13 254000 0 0
\r
5301 vtx: 4 -455501248 527876516 0 0 0 0 0
\r
5302 seg: 4 13 254000 0 0
\r
5303 vtx: 5 -454025000 529352764 0 0 0 0 25024
\r
5305 net: "Xff$between_$G1" 5 4 0 0 0 0 1
\r
5306 pin: 1 IC_6_CD4007_2.3
\r
5307 pin: 2 IC_2_CD4007_2.3
\r
5308 pin: 3 IC_8_CD4007_2.3
\r
5311 connect: 1 4 0 3 0
\r
5312 vtx: 1 -507365000 412750000 11 0 0 0 0
\r
5313 seg: 1 13 254000 0 0
\r
5314 vtx: 2 -507365000 409055062 0 0 0 0 0
\r
5315 seg: 2 13 254000 0 0
\r
5316 vtx: 3 -495819938 397510000 0 0 0 0 0
\r
5317 seg: 3 13 254000 0 0
\r
5318 vtx: 4 -489585000 397510000 11 0 0 0 0
\r
5319 connect: 2 3 1 10 0
\r
5320 vtx: 1 -555625000 427990000 11 0 0 0 0
\r
5321 seg: 1 13 254000 0 0
\r
5322 vtx: 2 -555625000 423020744 0 0 0 0 0
\r
5323 seg: 2 13 254000 0 0
\r
5324 vtx: 3 -543631120 411026864 0 0 0 0 0
\r
5325 seg: 3 13 254000 0 0
\r
5326 vtx: 4 -541352740 411026864 0 0 0 0 13826
\r
5327 seg: 4 13 254000 0 0
\r
5328 vtx: 5 -541352740 411679898 0 0 0 0 0
\r
5329 seg: 5 13 254000 0 0
\r
5330 vtx: 6 -538428692 414603692 0 0 0 0 0
\r
5331 seg: 6 13 254000 0 0
\r
5332 vtx: 7 -530911308 414603692 0 0 0 0 0
\r
5333 seg: 7 13 254000 0 0
\r
5334 vtx: 8 -523240254 422274746 0 0 0 0 0
\r
5335 seg: 8 13 254000 0 0
\r
5336 vtx: 9 -512236974 422274746 0 0 0 0 22504
\r
5337 seg: 9 13 254000 0 0
\r
5338 vtx: 10 -512236974 446831974 0 0 0 0 0
\r
5339 seg: 10 13 254000 0 0
\r
5340 vtx: 11 -513715000 448310000 11 0 0 0 0
\r
5341 connect: 3 4 -1 3 0
\r
5342 vtx: 1 -507365000 412750000 11 0 0 0 0
\r
5343 seg: 1 13 254000 0 0
\r
5344 vtx: 2 -507365000 417728146 0 0 0 0 0
\r
5345 seg: 2 13 254000 0 0
\r
5346 vtx: 3 -511911346 422274746 0 0 0 0 0
\r
5347 seg: 3 13 254000 0 0
\r
5348 vtx: 4 -512236974 422274746 0 0 0 0 22504
\r
5349 connect: 4 2 -1 3 0
\r
5350 vtx: 1 -534035000 397510000 11 0 0 0 0
\r
5351 seg: 1 13 254000 0 0
\r
5352 vtx: 2 -536926028 400401028 0 0 0 0 0
\r
5353 seg: 2 13 254000 0 0
\r
5354 vtx: 3 -536926028 406600152 0 0 0 0 0
\r
5355 seg: 3 13 254000 0 0
\r
5356 vtx: 4 -541352740 411026864 0 0 0 0 13826
\r
5358 net: "Xff$XSlave$XXstiD$NTI_Out_$G1" 2 1 0 0 0 0 1
\r
5359 pin: 1 IC_2_CD4007_2.5
\r
5361 connect: 1 1 0 4 0
\r
5362 vtx: 1 -532765000 420370000 11 0 0 0 0
\r
5363 seg: 1 13 254000 0 0
\r
5364 vtx: 2 -526521172 420370000 0 0 0 0 0
\r
5365 seg: 2 13 254000 0 0
\r
5366 vtx: 3 -516075422 430815750 0 0 0 0 0
\r
5367 seg: 3 13 254000 0 0
\r
5368 vtx: 4 -516075422 440869578 0 0 0 0 0
\r
5369 seg: 4 13 254000 0 0
\r
5370 vtx: 5 -513715000 443230000 11 0 0 0 0
\r
5372 net: "Xff$XMaster$XXlatch$NN_$G1" 2 1 0 0 0 0 1
\r
5373 pin: 1 IC_0_CD4007_2.9
\r
5375 connect: 1 1 0 5 0
\r
5376 vtx: 1 -520065000 412750000 11 0 0 0 0
\r
5377 seg: 1 12 254000 0 0
\r
5378 vtx: 2 -521782548 411032452 0 0 0 0 0
\r
5379 seg: 2 12 254000 0 0
\r
5380 vtx: 3 -525854930 411032452 0 0 0 0 0
\r
5381 seg: 3 12 254000 0 0
\r
5382 vtx: 4 -527130010 412307532 0 0 0 0 0
\r
5383 seg: 4 12 254000 0 0
\r
5384 vtx: 5 -527130010 419815010 0 0 0 0 0
\r
5385 seg: 5 12 254000 0 0
\r
5386 vtx: 6 -548005000 440690000 11 0 0 0 0
\r
5388 net: "Xff$XMaster$Q_storage" 3 2 0 0 0 0 1
\r
5389 pin: 1 IC_0_CD4007_1.3
\r
5392 connect: 1 1 0 11 0
\r
5393 vtx: 1 -490855000 496570000 11 0 0 0 0
\r
5394 seg: 1 12 254000 0 0
\r
5395 vtx: 2 -489135928 494850928 0 0 0 0 0
\r
5396 seg: 2 12 254000 0 0
\r
5397 vtx: 3 -489135928 488229656 0 0 0 0 0
\r
5398 seg: 3 12 254000 0 0
\r
5399 vtx: 4 -491971330 485394254 0 0 0 0 0
\r
5400 seg: 4 12 254000 0 0
\r
5401 vtx: 5 -526551398 485394254 0 0 0 0 0
\r
5402 seg: 5 12 254000 0 0
\r
5403 vtx: 6 -532450548 491293404 0 0 0 0 0
\r
5404 seg: 6 12 254000 0 0
\r
5405 vtx: 7 -532450548 493600486 0 0 0 0 0
\r
5406 seg: 7 12 254000 0 0
\r
5407 vtx: 8 -540385000 501534684 0 0 0 0 0
\r
5408 seg: 8 12 254000 0 0
\r
5409 vtx: 9 -540385000 504087892 0 0 0 0 0
\r
5410 seg: 9 12 254000 0 0
\r
5411 vtx: 10 -551815000 515517892 0 0 0 0 0
\r
5412 seg: 10 12 254000 0 0
\r
5413 vtx: 11 -551815000 520700000 0 0 0 0 0
\r
5414 seg: 11 12 254000 0 0
\r
5415 vtx: 12 -555625000 524510000 11 0 0 0 0
\r
5416 connect: 2 2 1 2 0
\r
5417 vtx: 1 -475615000 478790000 11 0 0 0 0
\r
5418 seg: 1 13 254000 0 0
\r
5419 vtx: 2 -475615000 481330000 0 0 0 0 0
\r
5420 seg: 2 13 254000 0 0
\r
5421 vtx: 3 -490855000 496570000 11 0 0 0 0
\r
5423 net: "Xff$XMaster$X_Xlatch$NN" 2 1 0 0 0 0 1
\r
5424 pin: 1 IC_6_CD4007_1.9
\r
5426 connect: 1 1 0 6 0
\r
5427 vtx: 1 -550545000 496570000 11 0 0 0 0
\r
5428 seg: 1 12 254000 0 0
\r
5429 vtx: 2 -540871664 496570000 0 0 0 0 0
\r
5430 seg: 2 12 254000 0 0
\r
5431 vtx: 3 -517295638 472993974 0 0 0 0 0
\r
5432 seg: 3 12 254000 0 0
\r
5433 vtx: 4 -517295638 466321394 0 0 0 0 0
\r
5434 seg: 4 12 254000 0 0
\r
5435 vtx: 5 -512166870 461192626 0 0 0 0 0
\r
5436 seg: 5 12 254000 0 0
\r
5437 vtx: 6 -486862374 461192626 0 0 0 0 0
\r
5438 seg: 6 12 254000 0 0
\r
5439 vtx: 7 -481965000 466090000 11 0 0 0 0
\r
5441 net: "CLK_$G0" 4 3 0 0 0 0 1
\r
5442 pin: 1 IC_8_CD4007_1.6
\r
5443 pin: 2 IC_7_CD4007_1.3
\r
5444 pin: 3 X_IC_9_CD4007_1.6
\r
5446 connect: 1 1 0 5 0
\r
5447 vtx: 1 -512445000 473710000 11 0 0 0 0
\r
5448 seg: 1 13 254000 0 0
\r
5449 vtx: 2 -516393684 469761316 0 0 0 0 0
\r
5450 seg: 2 13 254000 0 0
\r
5451 vtx: 3 -516393684 467335108 0 0 0 0 0
\r
5452 seg: 3 13 254000 0 0
\r
5453 vtx: 4 -521642086 462086706 0 0 0 0 0
\r
5454 seg: 4 13 254000 0 0
\r
5455 vtx: 5 -530031706 462086706 0 0 0 0 0
\r
5456 seg: 5 13 254000 0 0
\r
5457 vtx: 6 -534035000 466090000 11 0 0 0 0
\r
5458 connect: 2 2 0 3 0
\r
5459 vtx: 1 -555625000 466090000 11 0 0 0 0
\r
5460 seg: 1 12 254000 0 0
\r
5461 vtx: 2 -551623738 462088992 0 0 0 0 0
\r
5462 seg: 2 12 254000 0 0
\r
5463 vtx: 3 -538036008 462088992 0 0 0 0 0
\r
5464 seg: 3 12 254000 0 0
\r
5465 vtx: 4 -534035000 466090000 11 0 0 0 0
\r
5466 connect: 3 3 1 7 0
\r
5467 vtx: 1 -463550000 495300000 11 0 0 0 0
\r
5468 seg: 1 12 254000 0 0
\r
5469 vtx: 2 -467870540 490979460 0 0 0 0 0
\r
5470 seg: 2 12 254000 0 0
\r
5471 vtx: 3 -481217478 490979460 0 0 0 0 0
\r
5472 seg: 3 12 254000 0 0
\r
5473 vtx: 4 -489344462 482852476 0 0 0 0 0
\r
5474 seg: 4 12 254000 0 0
\r
5475 vtx: 5 -510860040 482852476 0 0 0 0 0
\r
5476 seg: 5 12 254000 0 0
\r
5477 vtx: 6 -513916168 479796348 0 0 0 0 0
\r
5478 seg: 6 12 254000 0 0
\r
5479 vtx: 7 -513916168 475181168 0 0 0 0 0
\r
5480 seg: 7 12 254000 0 0
\r
5481 vtx: 8 -512445000 473710000 11 0 0 0 0
\r
5483 net: "D1" 2 1 0 0 0 0 1
\r
5486 connect: 1 1 0 2 0
\r
5487 vtx: 1 -440055000 379095000 11 0 0 0 0
\r
5488 seg: 1 12 254000 0 0
\r
5489 vtx: 2 -440055000 379095000 0 0 0 0 0
\r
5490 seg: 2 12 254000 0 0
\r
5491 vtx: 3 -440055000 381635000 11 0 0 0 0
\r
5493 net: "1" 2 1 0 0 0 0 1
\r
5496 connect: 1 1 0 1 0
\r
5497 vtx: 1 -442595000 379095000 11 0 0 0 0
\r
5498 seg: 1 12 254000 0 0
\r
5499 vtx: 2 -442595000 381635000 11 0 0 0 0
\r
5501 net: "Xff$XSlave$XXstiD$NTI_Out_$G1_$G3" 2 1 0 0 0 0 1
\r
5502 pin: 1 IC_2_CD4007_4.5
\r
5504 connect: 1 1 0 4 0
\r
5505 vtx: 1 -431165000 420370000 11 0 0 0 0
\r
5506 seg: 1 13 254000 0 0
\r
5507 vtx: 2 -424921172 420370000 0 0 0 0 0
\r
5508 seg: 2 13 254000 0 0
\r
5509 vtx: 3 -414475422 430815750 0 0 0 0 0
\r
5510 seg: 3 13 254000 0 0
\r
5511 vtx: 4 -414475422 440869578 0 0 0 0 0
\r
5512 seg: 4 13 254000 0 0
\r
5513 vtx: 5 -412115000 443230000 11 0 0 0 0
\r
5515 net: "Xff$XSlave$XXgatebot$NP_$G1_$G3" 3 2 0 0 0 0 1
\r
5516 pin: 1 IC_7_CD4007_4.1
\r
5517 pin: 2 IC_7_CD4007_4.13
\r
5519 connect: 1 1 0 3 0
\r
5520 vtx: 1 -403225000 400050000 11 0 0 0 0
\r
5521 seg: 1 13 254000 0 0
\r
5522 vtx: 2 -406844500 400050000 0 0 0 0 0
\r
5523 seg: 2 13 254000 0 0
\r
5524 vtx: 3 -409384500 402590000 0 0 0 0 0
\r
5525 seg: 3 13 254000 0 0
\r
5526 vtx: 4 -410845000 402590000 11 0 0 0 0
\r
5527 connect: 2 2 0 1 0
\r
5528 vtx: 1 -410845000 420370000 11 0 0 0 0
\r
5529 seg: 1 13 254000 0 0
\r
5530 vtx: 2 -410845000 402590000 11 0 0 0 0
\r
5532 net: "Xff$XSlave$XXstiD$PTI_Out_$G1_$G3" 2 1 0 0 0 0 1
\r
5533 pin: 1 IC_2_CD4007_4.1
\r
5535 connect: 1 1 0 4 0
\r
5536 vtx: 1 -401955000 412750000 11 0 0 0 0
\r
5537 seg: 1 13 254000 0 0
\r
5538 vtx: 2 -401955000 419739826 0 0 0 0 0
\r
5539 seg: 2 13 254000 0 0
\r
5540 vtx: 3 -408756612 426541438 0 0 0 0 0
\r
5541 seg: 3 13 254000 0 0
\r
5542 vtx: 4 -408756612 450031612 0 0 0 0 0
\r
5543 seg: 4 13 254000 0 0
\r
5544 vtx: 5 -412115000 453390000 11 0 0 0 0
\r
5546 net: "Xff$_CLK_$G1_$G3" 4 3 0 0 0 0 1
\r
5547 pin: 1 IC_5_CD4007_4.6
\r
5548 pin: 2 IC_1_CD4007_4.3
\r
5551 connect: 1 3 0 7 0
\r
5552 vtx: 1 -438785000 402590000 11 0 0 0 0
\r
5553 seg: 1 12 254000 0 0
\r
5554 vtx: 2 -436430928 404944072 0 0 0 0 2334
\r
5555 seg: 2 12 254000 0 0
\r
5556 vtx: 3 -425103036 404944072 0 0 0 0 0
\r
5557 seg: 3 12 254000 0 0
\r
5558 vtx: 4 -416750500 396591536 0 0 0 0 0
\r
5559 seg: 4 12 254000 0 0
\r
5560 vtx: 5 -416750500 389918956 0 0 0 0 0
\r
5561 seg: 5 12 254000 0 0
\r
5562 vtx: 6 -410935170 384103626 0 0 0 0 0
\r
5563 seg: 6 12 254000 0 0
\r
5564 vtx: 7 -372181374 384103626 0 0 0 0 0
\r
5565 seg: 7 12 254000 0 0
\r
5566 vtx: 8 -366395000 389890000 11 0 0 0 0
\r
5567 connect: 2 2 1 3 0
\r
5568 vtx: 1 -441325000 412750000 11 0 0 0 0
\r
5569 seg: 1 13 254000 0 0
\r
5570 vtx: 2 -430971452 423103548 0 0 0 0 0
\r
5571 seg: 2 13 254000 0 0
\r
5572 vtx: 3 -430971452 446846452 0 0 0 0 0
\r
5573 seg: 3 13 254000 0 0
\r
5574 vtx: 4 -432435000 448310000 11 0 0 0 0
\r
5575 connect: 3 2 -1 2 0
\r
5576 vtx: 1 -441325000 412750000 11 0 0 0 0
\r
5577 seg: 1 12 254000 0 0
\r
5578 vtx: 2 -441325000 409838144 0 0 0 0 0
\r
5579 seg: 2 12 254000 0 0
\r
5580 vtx: 3 -436430928 404944072 0 0 0 0 2334
\r
5582 net: "Xff$XMaster$XXgatetop$NP_$G1_$G3" 3 2 0 0 0 0 1
\r
5583 pin: 1 IC_5_CD4007_4.1
\r
5584 pin: 2 IC_5_CD4007_4.13
\r
5586 connect: 1 2 0 3 0
\r
5587 vtx: 1 -376555000 420370000 11 0 0 0 0
\r
5588 seg: 1 13 254000 0 0
\r
5589 vtx: 2 -376555000 414210500 0 0 0 0 0
\r
5590 seg: 2 13 254000 0 0
\r
5591 vtx: 3 -366395000 404050500 0 0 0 0 0
\r
5592 seg: 3 13 254000 0 0
\r
5593 vtx: 4 -366395000 402590000 11 0 0 0 0
\r
5594 connect: 2 1 0 3 0
\r
5595 vtx: 1 -358775000 400050000 11 0 0 0 0
\r
5596 seg: 1 12 254000 0 0
\r
5597 vtx: 2 -362394500 400050000 0 0 0 0 0
\r
5598 seg: 2 12 254000 0 0
\r
5599 vtx: 3 -364934500 402590000 0 0 0 0 0
\r
5600 seg: 3 12 254000 0 0
\r
5601 vtx: 4 -366395000 402590000 11 0 0 0 0
\r
5603 net: "Xff$XMaster$Q_storage_$G1_$G3" 3 2 0 0 0 0 1
\r
5604 pin: 1 IC_0_CD4007_4.3
\r
5607 connect: 1 1 0 11 0
\r
5608 vtx: 1 -389255000 420370000 11 0 0 0 0
\r
5609 seg: 1 12 254000 0 0
\r
5610 vtx: 2 -387535928 418650928 0 0 0 0 0
\r
5611 seg: 2 12 254000 0 0
\r
5612 vtx: 3 -387535928 412029656 0 0 0 0 0
\r
5613 seg: 3 12 254000 0 0
\r
5614 vtx: 4 -390371330 409194254 0 0 0 0 0
\r
5615 seg: 4 12 254000 0 0
\r
5616 vtx: 5 -424951398 409194254 0 0 0 0 0
\r
5617 seg: 5 12 254000 0 0
\r
5618 vtx: 6 -430850548 415093404 0 0 0 0 0
\r
5619 seg: 6 12 254000 0 0
\r
5620 vtx: 7 -430850548 417400486 0 0 0 0 0
\r
5621 seg: 7 12 254000 0 0
\r
5622 vtx: 8 -438785000 425334684 0 0 0 0 0
\r
5623 seg: 8 12 254000 0 0
\r
5624 vtx: 9 -438785000 427887892 0 0 0 0 0
\r
5625 seg: 9 12 254000 0 0
\r
5626 vtx: 10 -450215000 439317892 0 0 0 0 0
\r
5627 seg: 10 12 254000 0 0
\r
5628 vtx: 11 -450215000 444500000 0 0 0 0 0
\r
5629 seg: 11 12 254000 0 0
\r
5630 vtx: 12 -454025000 448310000 11 0 0 0 0
\r
5631 connect: 2 2 1 2 0
\r
5632 vtx: 1 -374015000 402590000 11 0 0 0 0
\r
5633 seg: 1 13 254000 0 0
\r
5634 vtx: 2 -374015000 405130000 0 0 0 0 0
\r
5635 seg: 2 13 254000 0 0
\r
5636 vtx: 3 -389255000 420370000 11 0 0 0 0
\r
5638 net: "Xff$XMaster$XXlatch$NP_$G1_$G3" 3 2 0 0 0 0 1
\r
5639 pin: 1 IC_0_CD4007_4.1
\r
5640 pin: 2 IC_0_CD4007_4.13
\r
5642 connect: 1 1 0 3 0
\r
5643 vtx: 1 -446405000 450850000 11 0 0 0 0
\r
5644 seg: 1 13 254000 0 0
\r
5645 vtx: 2 -448707764 453152764 0 0 0 0 0
\r
5646 seg: 2 13 254000 0 0
\r
5647 vtx: 3 -454025000 453152764 0 0 0 0 25034
\r
5648 seg: 3 13 254000 0 0
\r
5649 vtx: 4 -454025000 453390000 11 0 0 0 0
\r
5650 connect: 2 2 -1 4 0
\r
5651 vtx: 1 -441325000 427990000 11 0 0 0 0
\r
5652 seg: 1 13 254000 0 0
\r
5653 vtx: 2 -445934592 427990000 0 0 0 0 0
\r
5654 seg: 2 13 254000 0 0
\r
5655 vtx: 3 -455501248 437556910 0 0 0 0 0
\r
5656 seg: 3 13 254000 0 0
\r
5657 vtx: 4 -455501248 451676516 0 0 0 0 0
\r
5658 seg: 4 13 254000 0 0
\r
5659 vtx: 5 -454025000 453152764 0 0 0 0 25034
\r
5661 net: "Xff$XSlave$XXlatch$NN_$G1_$G2" 2 1 0 0 0 0 1
\r
5662 pin: 1 IC_3_CD4007_3.9
\r
5664 connect: 1 1 0 2 0
\r
5665 vtx: 1 -400685000 504190000 11 0 0 0 0
\r
5666 seg: 1 12 254000 0 0
\r
5667 vtx: 2 -394335000 504190000 0 0 0 0 0
\r
5668 seg: 2 12 254000 0 0
\r
5669 vtx: 3 -381635000 516890000 11 0 0 0 0
\r
5671 net: "Xff$between_$G1_$G2" 5 4 0 0 0 0 1
\r
5672 pin: 1 IC_6_CD4007_3.3
\r
5673 pin: 2 IC_2_CD4007_3.3
\r
5674 pin: 3 IC_8_CD4007_3.3
\r
5677 connect: 1 4 0 3 0
\r
5678 vtx: 1 -405765000 488950000 11 0 0 0 0
\r
5679 seg: 1 13 254000 0 0
\r
5680 vtx: 2 -405765000 485255062 0 0 0 0 0
\r
5681 seg: 2 13 254000 0 0
\r
5682 vtx: 3 -394219938 473710000 0 0 0 0 0
\r
5683 seg: 3 13 254000 0 0
\r
5684 vtx: 4 -387985000 473710000 11 0 0 0 0
\r
5685 connect: 2 3 1 10 0
\r
5686 vtx: 1 -454025000 504190000 11 0 0 0 0
\r
5687 seg: 1 13 254000 0 0
\r
5688 vtx: 2 -454025000 499220744 0 0 0 0 0
\r
5689 seg: 2 13 254000 0 0
\r
5690 vtx: 3 -442031120 487226864 0 0 0 0 0
\r
5691 seg: 3 13 254000 0 0
\r
5692 vtx: 4 -439752740 487226864 0 0 0 0 24065
\r
5693 seg: 4 13 254000 0 0
\r
5694 vtx: 5 -439752740 487879898 0 0 0 0 0
\r
5695 seg: 5 13 254000 0 0
\r
5696 vtx: 6 -436828692 490803692 0 0 0 0 0
\r
5697 seg: 6 13 254000 0 0
\r
5698 vtx: 7 -429311308 490803692 0 0 0 0 0
\r
5699 seg: 7 13 254000 0 0
\r
5700 vtx: 8 -421640254 498474746 0 0 0 0 0
\r
5701 seg: 8 13 254000 0 0
\r
5702 vtx: 9 -410636974 498474746 0 0 0 0 15016
\r
5703 seg: 9 13 254000 0 0
\r
5704 vtx: 10 -410636974 523031974 0 0 0 0 0
\r
5705 seg: 10 13 254000 0 0
\r
5706 vtx: 11 -412115000 524510000 11 0 0 0 0
\r
5707 connect: 3 4 -1 3 0
\r
5708 vtx: 1 -405765000 488950000 11 0 0 0 0
\r
5709 seg: 1 13 254000 0 0
\r
5710 vtx: 2 -405765000 493928146 0 0 0 0 0
\r
5711 seg: 2 13 254000 0 0
\r
5712 vtx: 3 -410311346 498474746 0 0 0 0 0
\r
5713 seg: 3 13 254000 0 0
\r
5714 vtx: 4 -410636974 498474746 0 0 0 0 15016
\r
5715 connect: 4 2 -1 3 0
\r
5716 vtx: 1 -432435000 473710000 11 0 0 0 0
\r
5717 seg: 1 13 254000 0 0
\r
5718 vtx: 2 -435326028 476601028 0 0 0 0 0
\r
5719 seg: 2 13 254000 0 0
\r
5720 vtx: 3 -435326028 482800152 0 0 0 0 0
\r
5721 seg: 3 13 254000 0 0
\r
5722 vtx: 4 -439752740 487226864 0 0 0 0 24065
\r
5724 net: "Xff$XXstiCLK$PTI_Out_$G1_$G2" 2 1 0 0 0 0 1
\r
5725 pin: 1 X_IC_9_CD4007_3.13
\r
5727 connect: 1 1 0 2 0
\r
5728 vtx: 1 -454025000 488950000 11 0 0 0 0
\r
5729 seg: 1 12 254000 0 0
\r
5730 vtx: 2 -454025000 483870000 0 0 0 0 0
\r
5731 seg: 2 12 254000 0 0
\r
5732 vtx: 3 -446405000 476250000 11 0 0 0 0
\r
5734 net: "Xff$XSlave$XXlatch$NI_$G1_$G2" 2 1 0 0 0 0 1
\r
5735 pin: 1 IC_3_CD4007_3.4
\r
5736 pin: 2 IC_3_CD4007_3.8
\r
5737 connect: 1 1 0 1 0
\r
5738 vtx: 1 -381635000 514350000 11 0 0 0 0
\r
5739 seg: 1 13 254000 0 0
\r
5740 vtx: 2 -389255000 521970000 11 0 0 0 0
\r
5742 net: "Xff$XXstiCLK$NTI_Out_$G1_$G2" 2 1 0 0 0 0 1
\r
5743 pin: 1 X_IC_9_CD4007_3.8
\r
5745 connect: 1 1 0 2 0
\r
5746 vtx: 1 -438785000 466090000 11 0 0 0 0
\r
5747 seg: 1 12 254000 0 0
\r
5748 vtx: 2 -441325000 463550000 0 0 0 0 0
\r
5749 seg: 2 12 254000 0 0
\r
5750 vtx: 3 -446405000 463550000 11 0 0 0 0
\r
5752 net: "Q_$G1_$G2" 4 3 0 0 0 0 1
\r
5753 pin: 1 IC_4_CD4007_3.3
\r
5757 connect: 1 2 0 3 0
\r
5758 vtx: 1 -387985000 504190000 11 0 0 0 0
\r
5759 seg: 1 12 254000 0 0
\r
5760 vtx: 2 -387985000 504462542 0 0 0 0 0
\r
5761 seg: 2 12 254000 0 0
\r
5762 vtx: 3 -367937542 524510000 0 0 0 0 0
\r
5763 seg: 3 12 254000 0 0
\r
5764 vtx: 4 -366395000 524510000 11 0 0 0 0
\r
5765 connect: 2 2 1 2 0
\r
5766 vtx: 1 -387985000 504190000 11 0 0 0 0
\r
5767 seg: 1 13 254000 0 0
\r
5768 vtx: 2 -395605000 511810000 0 0 0 0 0
\r
5769 seg: 2 13 254000 0 0
\r
5770 vtx: 3 -395605000 516890000 11 0 0 0 0
\r
5771 connect: 3 3 2 3 0
\r
5772 vtx: 1 -359410000 497840000 11 0 0 0 0
\r
5773 seg: 1 12 254000 0 0
\r
5774 vtx: 2 -363152436 501582690 0 0 0 0 0
\r
5775 seg: 2 12 254000 0 0
\r
5776 vtx: 3 -385377436 501582690 0 0 0 0 0
\r
5777 seg: 3 12 254000 0 0
\r
5778 vtx: 4 -387985000 504190000 11 0 0 0 0
\r
5780 net: "CLK_$G1" 4 3 0 0 0 0 1
\r
5781 pin: 1 IC_8_CD4007_2.6
\r
5782 pin: 2 IC_7_CD4007_2.3
\r
5783 pin: 3 X_IC_9_CD4007_2.6
\r
5785 connect: 1 1 0 5 0
\r
5786 vtx: 1 -512445000 397510000 11 0 0 0 0
\r
5787 seg: 1 13 254000 0 0
\r
5788 vtx: 2 -516393684 393561316 0 0 0 0 0
\r
5789 seg: 2 13 254000 0 0
\r
5790 vtx: 3 -516393684 391135108 0 0 0 0 0
\r
5791 seg: 3 13 254000 0 0
\r
5792 vtx: 4 -521642086 385886706 0 0 0 0 0
\r
5793 seg: 4 13 254000 0 0
\r
5794 vtx: 5 -530031706 385886706 0 0 0 0 0
\r
5795 seg: 5 13 254000 0 0
\r
5796 vtx: 6 -534035000 389890000 11 0 0 0 0
\r
5797 connect: 2 2 0 3 0
\r
5798 vtx: 1 -555625000 389890000 11 0 0 0 0
\r
5799 seg: 1 12 254000 0 0
\r
5800 vtx: 2 -551623738 385888992 0 0 0 0 0
\r
5801 seg: 2 12 254000 0 0
\r
5802 vtx: 3 -538036008 385888992 0 0 0 0 0
\r
5803 seg: 3 12 254000 0 0
\r
5804 vtx: 4 -534035000 389890000 11 0 0 0 0
\r
5805 connect: 3 3 1 7 0
\r
5806 vtx: 1 -463550000 419100000 11 0 0 0 0
\r
5807 seg: 1 12 254000 0 0
\r
5808 vtx: 2 -467870540 414779460 0 0 0 0 0
\r
5809 seg: 2 12 254000 0 0
\r
5810 vtx: 3 -481217478 414779460 0 0 0 0 0
\r
5811 seg: 3 12 254000 0 0
\r
5812 vtx: 4 -489344462 406652476 0 0 0 0 0
\r
5813 seg: 4 12 254000 0 0
\r
5814 vtx: 5 -510860040 406652476 0 0 0 0 0
\r
5815 seg: 5 12 254000 0 0
\r
5816 vtx: 6 -513916168 403596348 0 0 0 0 0
\r
5817 seg: 6 12 254000 0 0
\r
5818 vtx: 7 -513916168 398981168 0 0 0 0 0
\r
5819 seg: 7 12 254000 0 0
\r
5820 vtx: 8 -512445000 397510000 11 0 0 0 0
\r
5822 net: "Xff$XMaster$XXgatetop$NN_$G1" 2 1 0 0 0 0 1
\r
5823 pin: 1 IC_5_CD4007_2.9
\r
5825 connect: 1 1 0 3 0
\r
5826 vtx: 1 -475615000 389890000 11 0 0 0 0
\r
5827 seg: 1 13 254000 0 0
\r
5828 vtx: 2 -471610182 385885436 0 0 0 0 0
\r
5829 seg: 2 13 254000 0 0
\r
5830 vtx: 3 -464379564 385885436 0 0 0 0 0
\r
5831 seg: 3 13 254000 0 0
\r
5832 vtx: 4 -460375000 389890000 11 0 0 0 0
\r
5834 net: "Xff$XSlave$XXgatetop$NI_$G1" 2 1 0 0 0 0 1
\r
5835 pin: 1 IC_8_CD4007_2.4
\r
5836 pin: 2 IC_8_CD4007_2.8
\r
5837 connect: 1 1 0 1 0
\r
5838 vtx: 1 -526415000 387350000 11 0 0 0 0
\r
5839 seg: 1 13 254000 0 0
\r
5840 vtx: 2 -534035000 394970000 11 0 0 0 0
\r
5842 net: "Xff$XSlave$_Q_storage_$G1" 3 2 0 0 0 0 1
\r
5843 pin: 1 IC_4_CD4007_2.6
\r
5846 connect: 1 1 0 5 0
\r
5847 vtx: 1 -499745000 420370000 11 0 0 0 0
\r
5848 seg: 1 13 254000 0 0
\r
5849 vtx: 2 -498475000 419100000 0 0 0 0 14949
\r
5850 seg: 2 13 254000 0 0
\r
5851 vtx: 3 -495375184 422199816 0 0 0 0 0
\r
5852 seg: 3 13 254000 0 0
\r
5853 vtx: 4 -489132118 422199816 0 0 0 0 0
\r
5854 seg: 4 13 254000 0 0
\r
5855 vtx: 5 -470641680 440690000 0 0 0 0 0
\r
5856 seg: 5 13 254000 0 0
\r
5857 vtx: 6 -467995000 440690000 11 0 0 0 0
\r
5858 connect: 2 2 -1 1 0
\r
5859 vtx: 1 -498475000 402590000 11 0 0 0 0
\r
5860 seg: 1 13 254000 0 0
\r
5861 vtx: 2 -498475000 419100000 0 0 0 0 14949
\r
5863 net: "Xff$XSlave$XXlatch$NN_$G1" 2 1 0 0 0 0 1
\r
5864 pin: 1 IC_3_CD4007_2.9
\r
5866 connect: 1 1 0 2 0
\r
5867 vtx: 1 -502285000 427990000 11 0 0 0 0
\r
5868 seg: 1 12 254000 0 0
\r
5869 vtx: 2 -495935000 427990000 0 0 0 0 0
\r
5870 seg: 2 12 254000 0 0
\r
5871 vtx: 3 -483235000 440690000 11 0 0 0 0
\r
5873 net: "Xff$XMaster$X_Xlatch$NP_$G1" 3 2 0 0 0 0 1
\r
5874 pin: 1 IC_6_CD4007_2.1
\r
5875 pin: 2 IC_6_CD4007_2.13
\r
5877 connect: 1 1 0 3 0
\r
5878 vtx: 1 -481965000 400050000 11 0 0 0 0
\r
5879 seg: 1 13 254000 0 0
\r
5880 vtx: 2 -485584500 400050000 0 0 0 0 0
\r
5881 seg: 2 13 254000 0 0
\r
5882 vtx: 3 -488124500 402590000 0 0 0 0 0
\r
5883 seg: 3 13 254000 0 0
\r
5884 vtx: 4 -489585000 402590000 11 0 0 0 0
\r
5885 connect: 2 2 0 3 0
\r
5886 vtx: 1 -473075000 412750000 11 0 0 0 0
\r
5887 seg: 1 12 254000 0 0
\r
5888 vtx: 2 -477964500 412750000 0 0 0 0 0
\r
5889 seg: 2 12 254000 0 0
\r
5890 vtx: 3 -488124500 402590000 0 0 0 0 0
\r
5891 seg: 3 12 254000 0 0
\r
5892 vtx: 4 -489585000 402590000 11 0 0 0 0
\r
5894 net: "Xff$NC_01" 3 2 0 0 0 0 1
\r
5895 pin: 1 IC_0_CD4007_1.6
\r
5898 connect: 1 2 0 3 0
\r
5899 vtx: 1 -537845000 496570000 11 0 0 0 0
\r
5900 seg: 1 12 254000 0 0
\r
5901 vtx: 2 -552704000 511429000 0 0 0 0 0
\r
5902 seg: 2 12 254000 0 0
\r
5903 vtx: 3 -552704000 513969000 0 0 0 0 0
\r
5904 seg: 3 12 254000 0 0
\r
5905 vtx: 4 -555625000 516890000 11 0 0 0 0
\r
5906 connect: 2 2 1 4 0
\r
5907 vtx: 1 -537845000 496570000 11 0 0 0 0
\r
5908 seg: 1 12 254000 0 0
\r
5909 vtx: 2 -537845000 495429032 0 0 0 0 0
\r
5910 seg: 2 12 254000 0 0
\r
5911 vtx: 3 -526921222 484505254 0 0 0 0 0
\r
5912 seg: 3 12 254000 0 0
\r
5913 vtx: 4 -490219746 484505254 0 0 0 0 0
\r
5914 seg: 4 12 254000 0 0
\r
5915 vtx: 5 -485775000 488950000 11 0 0 0 0
\r
5917 net: "Xff$XSlave$X_Xlatch$NI" 2 1 0 0 0 0 1
\r
5918 pin: 1 IC_4_CD4007_1.4
\r
5919 pin: 2 IC_4_CD4007_1.8
\r
5920 connect: 1 1 0 1 0
\r
5921 vtx: 1 -460375000 514350000 11 0 0 0 0
\r
5922 seg: 1 12 254000 0 0
\r
5923 vtx: 2 -467995000 521970000 11 0 0 0 0
\r
5925 net: "Q_$G0" 4 3 0 0 0 0 1
\r
5926 pin: 1 IC_4_CD4007_1.3
\r
5930 connect: 1 2 0 3 0
\r
5931 vtx: 1 -489585000 504190000 11 0 0 0 0
\r
5932 seg: 1 12 254000 0 0
\r
5933 vtx: 2 -489585000 504462542 0 0 0 0 0
\r
5934 seg: 2 12 254000 0 0
\r
5935 vtx: 3 -469537542 524510000 0 0 0 0 0
\r
5936 seg: 3 12 254000 0 0
\r
5937 vtx: 4 -467995000 524510000 11 0 0 0 0
\r
5938 connect: 2 2 1 2 0
\r
5939 vtx: 1 -489585000 504190000 11 0 0 0 0
\r
5940 seg: 1 13 254000 0 0
\r
5941 vtx: 2 -497205000 511810000 0 0 0 0 0
\r
5942 seg: 2 13 254000 0 0
\r
5943 vtx: 3 -497205000 516890000 11 0 0 0 0
\r
5944 connect: 3 3 2 3 0
\r
5945 vtx: 1 -461010000 497840000 11 0 0 0 0
\r
5946 seg: 1 12 254000 0 0
\r
5947 vtx: 2 -464752436 501582690 0 0 0 0 0
\r
5948 seg: 2 12 254000 0 0
\r
5949 vtx: 3 -486977436 501582690 0 0 0 0 0
\r
5950 seg: 3 12 254000 0 0
\r
5951 vtx: 4 -489585000 504190000 11 0 0 0 0
\r
5953 net: "D2" 2 1 0 0 0 0 1
\r
5956 connect: 1 1 0 2 0
\r
5957 vtx: 1 -432435000 379095000 11 0 0 0 0
\r
5958 seg: 1 12 254000 0 0
\r
5959 vtx: 2 -432435000 379095000 0 0 0 0 0
\r
5960 seg: 2 12 254000 0 0
\r
5961 vtx: 3 -432435000 381635000 11 0 0 0 0
\r
5963 net: "C1" 2 1 0 0 0 0 1
\r
5966 connect: 1 1 0 1 0
\r
5967 vtx: 1 -437515000 379095000 11 0 0 0 0
\r
5968 seg: 1 12 254000 0 0
\r
5969 vtx: 2 -437515000 381635000 11 0 0 0 0
\r
5971 net: "2" 2 1 0 0 0 0 1
\r
5974 connect: 1 1 0 1 0
\r
5975 vtx: 1 -445135000 379095000 11 0 0 0 0
\r
5976 seg: 1 12 254000 0 0
\r
5977 vtx: 2 -445135000 381635000 11 0 0 0 0
\r
5981 text: "+" -472440000 494030000 7 0 0 2540000 254000 0
\r
5983 text: "-" -472440000 496570000 7 0 0 2540000 254000 0
\r
5985 text: "CLK" -466090000 492125000 7 0 0 1270000 254000 0
\r
5987 text: "D" -465455000 500380000 7 0 0 1270000 254000 0
\r
5989 text: "Q" -462915000 500380000 7 0 0 1270000 254000 0
\r
5991 text: "Q" -461645000 492125000 7 0 0 1270000 254000 0
\r
5993 text: "_" -461645000 494030000 7 0 0 1270000 254000 0
\r
5995 text: "+" -472440000 417830000 7 0 0 2540000 254000 0
\r
5997 text: "-" -472440000 420370000 7 0 0 2540000 254000 0
\r
5999 text: "CLK" -466090000 415925000 7 0 0 1270000 254000 0
\r
6001 text: "D" -465455000 424180000 7 0 0 1270000 254000 0
\r
6003 text: "Q" -462915000 424180000 7 0 0 1270000 254000 0
\r
6005 text: "Q" -461645000 415925000 7 0 0 1270000 254000 0
\r
6007 text: "_" -461645000 417830000 7 0 0 1270000 254000 0
\r
6009 text: "+" -370840000 494030000 7 0 0 2540000 254000 0
\r
6011 text: "-" -370840000 496570000 7 0 0 2540000 254000 0
\r
6013 text: "CLK" -364490000 492125000 7 0 0 1270000 254000 0
\r
6015 text: "D" -363855000 500380000 7 0 0 1270000 254000 0
\r
6017 text: "Q" -361315000 500380000 7 0 0 1270000 254000 0
\r
6019 text: "Q" -360045000 492125000 7 0 0 1270000 254000 0
\r
6021 text: "_" -360045000 494030000 7 0 0 1270000 254000 0
\r
6023 text: "+" -370840000 417830000 7 0 0 2540000 254000 0
\r
6025 text: "-" -370840000 420370000 7 0 0 2540000 254000 0
\r
6027 text: "CLK" -364490000 415925000 7 0 0 1270000 254000 0
\r
6029 text: "D" -363855000 424180000 7 0 0 1270000 254000 0
\r
6031 text: "Q" -361315000 424180000 7 0 0 1270000 254000 0
\r
6033 text: "Q" -360045000 415925000 7 0 0 1270000 254000 0
\r
6035 text: "_" -360045000 417830000 7 0 0 1270000 254000 0
\r
6037 text: "J. Connelly, C. Patel, A. Chavez - Spring 2008" -408940000 381000000 7 0 0 1270000 177800 0
\r
6039 text: "http://jeff.tk/wiki/Trinary" -403860000 377190000 7 0 0 1270000 190500 0
\r
6041 text: "1" -419735000 382905000 7 0 0 1270000 127000 0
\r
6043 text: "2" -417576000 382905000 7 0 0 1270000 127000 0
\r
6045 text: "3" -415036000 382905000 7 0 0 1270000 127000 0
\r
6047 text: "4" -412750000 382905000 7 0 0 1270000 127000 0
\r
6049 text: "1" -429895000 382905000 7 0 0 1270000 127000 0
\r
6051 text: "2" -427736000 382905000 7 0 0 1270000 127000 0
\r
6053 text: "3" -425196000 382905000 7 0 0 1270000 127000 0
\r
6055 text: "4" -422910000 382905000 7 0 0 1270000 127000 0
\r
6057 text: "1" -440055000 382905000 7 0 0 1270000 127000 0
\r
6059 text: "2" -437896000 382905000 7 0 0 1270000 127000 0
\r
6061 text: "3" -435356000 382905000 7 0 0 1270000 127000 0
\r
6063 text: "4" -433070000 382905000 7 0 0 1270000 127000 0
\r
6065 text: "1" -450215000 382905000 7 0 0 1270000 127000 0
\r
6067 text: "2" -448056000 382905000 7 0 0 1270000 127000 0
\r
6069 text: "3" -445516000 382905000 7 0 0 1270000 127000 0
\r
6071 text: "4" -443230000 382905000 7 0 0 1270000 127000 0
\r
6073 text: "|" -421005000 379730000 7 0 0 2540000 127000 0
\r
6075 text: "|" -431165000 379730000 7 0 0 2540000 254000 0
\r
6077 text: "|" -441325000 379730000 7 0 0 2540000 254000 0
\r
6079 text: "|" -451485000 379730000 7 0 0 2540000 254000 0
\r
6081 text: "+" -482600000 379730000 7 0 0 1905000 254000 0
\r
6083 text: "0" -477520000 379730000 7 0 0 1905000 254000 0
\r
6085 text: "-" -472694000 379476000 7 0 0 1905000 254000 0
\r
6087 text: "GND" -455295000 382905000 7 0 0 1270000 254000 0
\r
6089 text: "+" -457835000 378460000 7 0 0 1270000 254000 0
\r
6091 text: "-" -457835000 382270000 7 0 0 1270000 254000 0
\r
6093 text: "4-TRIT MASTER-SLAVE TRI-FLOP BOARD" -553085000 379095000 7 0 0 1905000 254000 0
\r
6095 text: "CLK" -448945000 376555000 7 0 0 1270000 254000 0
\r
6097 text: "D" -436245000 376555000 7 0 0 1270000 254000 0
\r
6099 text: "Q" -426085000 376555000 7 0 0 1270000 254000 0
\r
6101 text: "Q" -415925000 376555000 7 0 0 1270000 127000 0
\r
6103 text: "_" -415925000 377952000 7 0 0 1270000 127000 0
\r
6105 text: "MEMORY" -464566000 458470000 7 0 0 2540000 254000 0
\r