10 SYMBOL voltage 96 -48 M90
\r
11 WINDOW 123 0 0 Left 0
\r
12 WINDOW 39 0 0 Left 0
\r
13 WINDOW 3 -78 187 VLeft 0
\r
14 SYMATTR Value PULSE(-5 5 30u 1n 1n 30u 60u)
\r
15 SYMATTR InstName VCLK
\r
16 SYMBOL sti 144 160 R0
\r
17 SYMATTR InstName invert_clk
\r
18 TEXT -64 -240 Left 0 ;2-phase clock generator.\nCould be physically realized with 555 timer.
\r