repo.or.cz
/
qemu
/
kevin.git
/
search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
first
·
prev
·
next
target/riscv: cpu: Fixup indentation
2022-04-22
Alistair Fr
a
ncis
target/riscv: cpu
:
Fixup
inden
t
ation
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2022-01-08
Alist
a
ir Fr
a
ncis
t
a
rget
/
ris
c
v
:
I
m
p
l
ement the stv
a
l/mtval illegal instruction
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2022-01-08
Ali
s
tair
F
rancis
tar
g
et/riscv: Fixup set
t
ing GVA
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2022-01-08
Alista
i
r F
r
a
ncis
t
a
rget/riscv: Set t
h
e
o
p
code in DisasContext
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2022-01-08
A
l
istair Francis
hw/ris
c
v
: virt: Allow s
u
p
p
ort f
o
r 32 cores
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2022-01-08
Alist
a
ir Fr
a
ncis
hw/ri
s
cv:
Use error_
f
atal for
S
oC r
e
a
lisation
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2022-01-08
A
listair Fran
c
is
target/
r
iscv: Enable the Hy
p
ervisor ext
e
n
s
i
on by
default
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2022-01-08
Al
i
sta
i
r Franci
s
target/riscv: Mark the Hypervisor extension as
n
on
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2022-01-08
Alistair
Francis
hw/int
c
: s
i
five_pli
c
: Cl
e
anup r
e
maining functions
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2022-01-08
Alistair F
r
ancis
hw
/
intc:
s
ifive
_
p
li
c
: Cle
a
n
up the re
a
d fu
n
ct
i
on
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2022-01-08
Alistair Fr
a
ncis
hw/in
t
c:
s
if
i
ve_plic: Cleanup the w
r
i
t
e
fu
n
c
tio
n
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2022-01-08
Alistair Francis
h
w/i
n
tc: sifi
v
e_plic: A
d
d a reset function
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-10-28
Al
i
s
t
a
i
r F
r
ancis
h
w/riscv: open
t
i
t
an: Fixup the PLIC
c
ontext addresses
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-10-28
A
l
is
t
ai
r
Francis
h
w/riscv:
v
irt: Use
the PLIC
c
o
n
fig
helper func
t
ion
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-10-28
Alistair Francis
hw/riscv: microchip_pfs
o
c: U
s
e the PLIC c
o
n
f
i
g helper
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-10-28
A
l
i
stair
F
ra
n
c
i
s
h
w
/
riscv: sifive_u
:
Use the PLIC config helper
f
unct
i
on
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-10-28
Alistair Francis
hw/ris
c
v: boot: Add a PLI
C
config
s
t
r
i
ng function
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-10-28
A
l
istair
Franc
i
s
hw/riscv: virt:
Don'
t
use a macr
o
for the PLI
C
confi
g
uration
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-10-22
Alistair
Francis
hw/intc: sifive_plic:
C
leanu
p
the irq_request function
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-10-22
Alista
i
r
F
r
ancis
hw/
i
ntc: sifive_p
l
ic: Cleanup the
r
eali
z
e funct
i
on
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-10-22
Alistair F
r
ancis
h
w/i
n
tc: s
i
five_p
l
i
c: Mo
v
e the properties
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-10-22
Alistai
r
Fra
n
cis
hw/in
t
c:
R
e
move the Ibe
x
PLIC
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-10-22
Alistair Francis
hw
/
ris
c
v:
opent
i
tan: Update to th
e
latest build
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-10-21
A
listair
F
ran
c
i
s
targe
t
/riscv: Organise the CPU prope
r
ties
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-10-21
A
listair Fr
a
ncis
target/ris
c
v
: Remove some unu
s
ed macr
o
s
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-10-06
Alista
i
r Francis
hw
/
riscv
:
sha
k
ti_
c
:
Mark as not user creata
b
le
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-09-21
A
l
i
s
tair
F
ranc
i
s
hw/riscv: ope
n
titan: Correct
the USB
D
ev add
r
e
s
s
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-09-20
Alistair Franc
i
s
sifive_u: Connect the SiFive
P
WM device
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-09-20
Alistair
F
ranc
i
s
hw/timer:
Add SiF
i
ve PWM support
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-09-20
Ali
s
tair Francis
hw/
i
ntc: ib
e
x_tim
e
r:
C
onvert the ti
m
er to use
R
I
SC
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-09-20
A
listai
r
Francis
hw/intc: si
f
i
v
e
_
p
l
ic
:
Convert the PLIC to use RISC
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-09-20
Alistair Francis
hw/intc: ibe
x
_plic: Conver
t
the
PLIC
to use
RISC-V
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-09-20
A
listair Fra
n
c
i
s
h
w/
i
n
t
c:
s
ifive_clint
:
Use RISC-V CPU GPIO lines
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-09-20
A
l
i
stair Francis
t
a
rget/riscv: Expose interrupt pending b
i
ts as GPIO
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-09-20
Ali
s
tair Franc
i
s
target/
r
i
s
cv: Update
th
e
ePMP CS
R
addre
s
s
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-07-14
Al
i
stair
F
rancis
h
w
/riscv/boot: C
h
eck
the error of fdt
_
pack()
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-07-14
Alistair Francis
hw/riscv: opentita
n
: Add
t
he f
l
as
h
ali
a
s
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-07-14
A
l
ist
a
ir Franc
i
s
hw/riscv: opentitan: A
d
d the unim
p
l
e
m
e
n
t
rv_core_ibex_peri
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-07-14
A
l
istair Fr
a
ncis
char
:
ibex_uart: Update
the register layout
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-06-24
A
l
istair Francis
hw/riscv: OpenTitan: Connect
t
he mtime and
m
timecmp
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-06-24
Alist
a
ir Francis
hw/timer: Initi
a
l commit
of Ibex
T
imer
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-06-24
A
lis
t
air Franci
s
hw/c
h
ar/ibex_uart: Make t
h
e
r
egister layou
t
private
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-06-24
Al
i
s
ta
i
r Francis
target/
r
i
scv: Us
e
target_ulong for
t
he DisasCont
e
x
t
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-06-07
Alistair Fran
c
i
s
target/riscv/
p
mp: A
d
d a
s
s
ert for ePMP
o
p
er
a
t
i
ons
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-06-07
Alistair Francis
docs/system: Move th
e
RISC-V -bios information
to re
m
ov
e
d
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Ali
s
tair Francis
ta
r
get
/
riscv: Fix the RV64H decod
e
comment
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
A
lis
t
air Franci
s
ta
r
get/risc
v
: Consoli
d
ate RV3
2
/64 16-bi
t
in
s
t
r
uctions
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Alis
t
air Fran
c
i
s
target
/
risc
v
: Consol
i
date RV32/64 32-bit
instructions
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Alist
a
i
r
Franci
s
target/riscv: Remove
an u
n
used
CASE_OP_32_64
m
acr
o
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Alista
i
r F
r
ancis
target/riscv: R
e
move
t
he unu
s
ed
H
STATUS_WPRI macro
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Ali
s
t
a
ir
F
ran
c
is
tar
g
et/riscv: Remov
e
the hardcode
d
SATP_MODE mac
r
o
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Alista
i
r Francis
target/riscv: Remo
v
e the hardco
d
ed MSTA
T
US_
S
D mac
r
o
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
A
list
a
ir Fra
n
cis
target/riscv:
R
emove the hardcoded HGATP
_
M
O
DE
m
a
c
ro
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Alistair Franc
i
s
t
arget/r
i
s
cv: Remo
v
e the hardcoded SSTATUS_SD m
a
cro
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Alis
t
air
Francis
target/riscv: Rem
o
ve
t
he
h
ardcoded RVXLEN m
a
c
r
o
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
A
listair Francis
target/r
i
scv: Add ePMP supp
o
rt for the
Ibex CPU
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Alista
i
r F
r
ancis
t
a
rget/ris
c
v/pmp: Remove outdated com
m
ent
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Alistair Fran
c
is
targ
e
t/riscv:
Add the ePMP
f
e
ature
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Alistair Francis
target
/
riscv: Fix
t
he
PMP
i
s
l
ocked che
c
k when using TO
R
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
A
listair Francis
hw
/
ri
s
cv: Ena
b
le VIRTIO_VGA for RIS
C
-V virt mac
h
ine
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Ali
s
tair Fran
c
is
hw/ope
n
ti
t
an
:
Up
d
a
t
e
t
he inter
r
upt layout
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Alistair Francis
MAINTAINERS
:
U
p
d
ate the
RISC
-
V
CPU Maintainer
s
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Alista
i
r Fr
a
ncis
t
ar
g
et/riscv: Use RISCV
E
xception enum for CS
R
access
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Alistair Francis
tar
g
et/
r
i
scv
:
Use the RISCVEx
c
eption enum
f
or CS
R
operations
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Alistair Fra
n
cis
t
arget/riscv:
F
ix 32-bit HS mode
a
ccess
permis
s
ions
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Alistair Fr
a
n
cis
t
arget/riscv: Use the R
I
SCVEx
c
eption
e
nu
m
for CSR predicates
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-05-11
Ali
s
tair
F
ra
n
c
is
target/riscv: Convert the
R
I
SC-V exc
e
p
t
ions t
o
an enum
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-03-04
Alistair Francis
M
A
I
NTAINERS: Add a SiFive machine section
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-02-13
Alist
a
ir
Franc
i
s
linux-user/signal: Decode waitid
s
i
_
co
d
e
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2021-01-16
Alistair Francis
riscv
:
Pass RISCVHartAr
r
a
y
State by
pointer
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Alis
t
air
Fr
a
ncis
r
i
scv/o
p
entit
a
n: Update the Ope
n
Titan memory layout
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Alistair Fra
n
cis
h
w/riscv: U
s
e the CPU to
d
etermine
if 32
-
bit
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Alistair
Fran
c
is
t
a
r
get
/
riscv: cpu: Set XL
E
N indep
e
ndently from t
a
rget
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Ali
s
tair Franci
s
target/riscv: csr: Remove compile time XLEN checks
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Alista
i
r Francis
target/riscv: cpu_help
e
r: Remove com
p
ile
time XLEN
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Ali
s
tair
Francis
targe
t
/
ri
s
cv: cpu: Remove compile
time XLEN checks
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Alistair Francis
target/riscv: Sp
e
cify the X
L
EN for CPUs
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Alistair Francis
t
arget/riscv: Add a riscv_cpu_is
_
32bit
(
) helpe
r
fu
n
ction
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Alistair Fr
a
ncis
ta
r
get/riscv: fpu_helper: Match f
u
n
c
tion d
e
fs
i
n
HELPER
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Alistair F
r
a
n
cis
hw/risc
v
: s
i
five_u: Remove
compile time XLEN checks
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Alistair Fr
a
ncis
hw/riscv: spike: Remove compil
e
time
X
LEN checks
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Alistair Francis
hw/r
i
scv: vir
t
:
Remove
c
ompile tim
e
XLEN
c
hecks
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Alistair
F
rancis
hw/riscv: boot:
Remo
v
e compile tim
e
XLEN checks
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Alistai
r
Francis
ris
c
v: virt: Remove target m
a
cro con
d
iti
o
nals
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Alist
a
ir Francis
riscv: sp
i
k
e
: Remove ta
r
get
macro condi
t
ional
s
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Alistair Fra
n
cis
ta
r
g
e
t/riscv: Add a TYPE_R
I
SC
V
_CPU_BASE CPU
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Alistair F
r
ancis
hw/riscv: Expa
n
d
th
e
is 32-bit check
to su
p
port more
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-12-18
Alistair Francis
intc/ibex_plic: Clear
i
nt
e
rr
u
pts that oc
c
ur du
r
ing
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-11-17
Al
i
stai
r
Francis
register: Remove unnecess
a
ry
N
ULL check
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-11-14
Al
i
stair Francis
i
n
t
c
/
ibex_pl
i
c: Ensure we don't loos
e
interrupt
s
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-11-14
Alistair Fran
c
is
intc/ibe
x
_plic: Fi
x
some typos in the comments
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-11-09
Al
i
stair Fra
n
cis
hw/intc/ibex
_
plic: C
l
ear t
h
e cla
i
m
register
w
he
n
read
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-11-09
Alistair
Francis
t
a
r
get/risc
v
:
Split the Hypervisor
ex
e
cute
l
oad
he
l
pers
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-11-09
A
l
ist
a
ir F
r
anci
s
target/riscv: Remove the
hy
p
load and st
o
re f
u
nct
i
ons
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-11-09
Alistair
Francis
target/riscv: Re
m
ove t
h
e
H
S
_
T
WO
_
STA
G
E
flag
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-11-09
Alistair
F
ra
n
cis
t
a
rg
e
t/
r
iscv: Set the v
i
rtualised MMU mode when
d
oing
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-11-09
A
lis
t
air Franc
i
s
ta
r
g
et/riscv: A
d
d a virtu
a
li
s
ed MMU Mode
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-11-04
Alistair Francis
linu
x
-user/syscall: F
i
x
m
i
s
s
i
ng
t
arget_to_host_timesp
e
c64
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-10-22
A
l
i
s
t
a
i
r
Francis
h
w
/
riscv:
L
oad th
e
ker
n
el aft
e
r the firmw
a
re
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-10-22
Al
i
stair Francis
hw/riscv: Add
a
riscv_i
s
_32_bit() functio
n
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
next