?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
first · prev · next
target/riscv: Add itrigger support when icount is enabled
2023-01-06 LIU Zhiweitarget/riscv: Add itrigger support when icount is enabled
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2023-01-06 LIU Zhiweitarget/riscv: Add itrigger support when icount is not...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2023-01-06 Mayuresh Chitaletarget/riscv: generate virtual instruction exception
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2023-01-06 Mayuresh Chitaletarget/riscv: smstateen check for h/s/envcfg
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2023-01-06 Mayuresh Chitaletarget/riscv: Add smstateen support
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2023-01-06 Wilfred Mallawahw/riscv/opentitan: add aon_timer base unimpl
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2023-01-06 Wilfred Mallawahw/riscv/opentitan: bump opentitan
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2023-01-06 Richard Hendersontcg/riscv: Fix base register for user-only qemu_ld/st
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2023-01-06 Richard Hendersontcg/riscv: Fix reg overlap case in tcg_out_addsub2
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2023-01-06 Richard Hendersontcg/riscv: Fix range matched by TCG_CT_CONST_M12
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2023-01-06 LIU Zhiweitarget/riscv: Fix PMP propagation for tlb
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-10-14 Alistair Francistarget/riscv: pmp: Fixup TLB size calculation
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-10-14 Jim Shuhw/intc: sifive_plic: change interrupt priority register...
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-10-14 Jim Shuhw/intc: sifive_plic: fix hard-coded max priority level
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-10-14 Yang Liudisas/riscv.c: rvv: Add disas support for vector instructions
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-10-14 Sunil V Lhw/riscv: virt: Enable booting S-mode firmware from...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-10-14 Sunil V Lhw/riscv: virt: Move create_fw_cfg() prior to loading...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-10-14 Sunil V Lhw/arm, loongarch: Move load_image_to_fw_cfg() to common...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-10-14 Wilfred Mallawahw/ssi: ibex_spi: fixup/add rw1c functionality
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-10-14 Wilfred Mallawahw/ssi: ibex_spi: fixup coverity issue
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-10-14 Bin Menghw/riscv: Update comment for qtest check in riscv_find_firmw...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-27 Yang Liutarget/riscv: rvv-1.0: vf[w]redsum distinguish between...
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-27 Yang Liutarget/riscv: rvv-1.0: Simplify vfwredsum code
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-27 Frank Changtarget/riscv: debug: Add initial support of type 6...
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-27 Frank Changtarget/riscv: debug: Check VU/VS modes for type 2 trigger
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-27 Frank Changtarget/riscv: debug: Create common trigger actions...
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-27 Frank Changtarget/riscv: debug: Introduce tinfo CSR
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-27 Frank Changtarget/riscv: debug: Restrict the range of tselect...
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-27 Frank Changtarget/riscv: debug: Introduce tdata1, tdata2, and...
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-27 Frank Changtarget/riscv: debug: Introduce build_tdata1() to build...
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-27 Frank Changtarget/riscv: debug: Determine the trigger type from...
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-26 Bernhard Beschowhw/riscv/sifive_e: Fix inheritance of SiFiveEState
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-26 Frank Changtarget/riscv: Check the correct exception cause in...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-26 Alistair Francishw/riscv: opentitan: Expose the resetvec as a SoC property
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-26 Alistair Francishw/riscv: opentitan: Fixup resetvec
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-26 Alistair Francistarget/riscv: Set the CPU resetvec directly
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-26 Andrew Burgesstarget/riscv: remove fixed numbering from GDB xml feature...
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-26 Andrew Burgesstarget/riscv: remove fflags, frm, and fcsr from riscv...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-26 Weiwei Litarget/riscv: fix csr check for cycle{h}, instret{h...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-26 Rahul Pathaktarget/riscv: Remove sideleg and sedeleg
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-26 Alex Bennéedocs/system: clean up code escape for riscv virt platform
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-26 Wilfred Mallawahw/ssi: ibex_spi: update reg addr
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-26 Wilfred Mallawahw/ssi: ibex_spi: fixup typos in ibex_spi_host
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Atish Patratarget/riscv: Update the privilege field for sscofpmf...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Atish Patrahw/riscv: virt: Add PMU DT node to the device tree
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Atish Patratarget/riscv: Add few cache related PMU events
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Atish Patratarget/riscv: Simplify counter predicate function
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Atish Patratarget/riscv: Add sscofpmf extension support
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Atish Patratarget/riscv: Add vstimecmp support
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Atish Patratarget/riscv: Add stimecmp support
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Atish Patrahw/intc: Move mtimer/mtimecmp to aclint
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Anup Pateltarget/riscv: Use official extension names for AIA...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Rahul Pathaktarget/riscv: Add xicondops in ISA entry
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Conor Dooleyhw/core: fix platform bus node name
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Conor Dooleyhw/riscv: virt: fix syscon subnode paths
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Conor Dooleyhw/riscv: virt: fix the plic's address cells
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Conor Dooleyhw/riscv: virt: fix uart node name
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Atish Patratarget/riscv: Remove additional priv version check...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Conor Dooleyhw/riscv: microchip_pfsoc: fix kernel panics due to...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Wilfred Mallawahw/riscv: opentitan: bump opentitan version
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Weiwei Litarget/riscv: Fix priority of csr related check in...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Daniel Henrique... hw/riscv: remove 'fdt' param from riscv_setup_rom_reset_vec()
Cc: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Dao Lutarget/riscv: Add Zihintpause support
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 eopXDtarget/riscv: rvv: Add option 'rvv_ma_all_1s' to enable...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Yueh-Ting (eop)... target/riscv: rvv: Add mask agnostic for vector permutation...
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Yueh-Ting (eop)... target/riscv: rvv: Add mask agnostic for vector mask...
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Yueh-Ting (eop)... target/riscv: rvv: Add mask agnostic for vector floating...
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Yueh-Ting (eop)... target/riscv: rvv: Add mask agnostic for vector fix...
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Yueh-Ting (eop)... target/riscv: rvv: Add mask agnostic for vector integer...
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Yueh-Ting (eop)... target/riscv: rvv: Add mask agnostic for vector integer...
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Yueh-Ting (eop)... target/riscv: rvv: Add mask agnostic for vx instructions
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Yueh-Ting (eop)... target/riscv: rvv: Add mask agnostic for vector load...
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Yueh-Ting (eop)... target/riscv: rvv: Add mask agnostic for vv instructions
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Bin Mengdocs: List kvm as a supported accelerator on RISC-V
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Alexey Baturotarget/riscv: Fix typo and restore Pointer Masking...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Bin Mengroms/opensbi: Upgrade from v1.0 to v1.1
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Weiwei Litarget/riscv: Simplify the check in hmode to reuse...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Weiwei Litarget/riscv: Fix checks in hmode/hmode32
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Weiwei Litarget/riscv: Add check for csrs existed with U extension
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Weiwei Litarget/riscv: Fix checkpatch warning may triggered...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Weiwei Litarget/riscv: H extension depends on I extension
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Weiwei Litarget/riscv: Add check for supported privilege mode...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Jason A. Donenfeldhw/riscv: virt: pass random seed to fdt
Cc: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Weiwei Litarget/riscv: move zmmul out of the experimental properties
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Frédéric Pétrottarget/riscv: fix shifts shamt value for rv128c
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Anup Pateltarget/riscv: Force disable extensions if priv spec...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-09-07 Anup Pateltarget/riscv: Update [m|h]tinst CSR in riscv_cpu_do_interrupt()
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-08-01 Richard Hendersonlinux-user/riscv: Align signal frame to 16 bytes
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-07-27 Atish Patrahw/intc: sifive_plic: Fix multi-socket plic configuraiton
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-07-27 Palmer DabbeltRISC-V: Allow both Zmmul and M
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-07-03 Anup Pateltarget/riscv: Update default priority table for local...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-07-03 Anup Pateltarget/riscv: Remove CSRs that set/clear an IMSIC interrupt...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-07-03 Anup Pateltarget/riscv: Set minumum priv spec version for mcountinhibit
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-07-03 Alistair Francishw/riscv: boot: Reduce FDT address alignment constraints
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-07-03 Anup Pateltarget/riscv: Don't force update priv spec version...
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-07-03 Alistair Francistarget/riscv: Ibex: Support priv version 1.11
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-07-03 Alistair Francistarget/riscv: Fixup MSECCFG minimum priv check
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-07-03 Atish Patratarget/riscv: Support mcycle/minstret write operation
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-07-03 Atish Patratarget/riscv: Add support for hpmcounters/hpmevents
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
2022-07-03 Atish Patratarget/riscv: Implement mcountinhibit CSR
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 commit | commitdiff | tree
next
Random patches