Public Git Hosting - qemu/ar7.git/search

2021-07-14	Bin Meng	docs/system: riscv: Update Microchip Icicle Kit for... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-07-14	Bin Meng	docs/system: riscv: Add documentation for virt machine Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-07-14	Bin Meng	docs/system: riscv: Fix CLINT name in the sifive_u doc Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-07-14	Bin Meng	target/riscv: csr: Remove redundant check in fp csr... Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-07-14	Bin Meng	target/riscv: pmp: Fix some typos Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-07-09	Bin Meng	docs/system: ppc: Update ppce500 documentation with... Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-07-09	Bin Meng	roms/u-boot: Bump ppce500 u-boot to v2021.07 to add... Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-06-24	Bin Meng	target/riscv: gdbstub: Fix dynamic CSR XML generation Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-06-07	Bin Meng	target/riscv: Remove unnecessary riscv_*_names[] declaration Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-06-07	Bin Meng	hw/riscv: microchip_pfsoc: Support direct kernel boot Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-06-07	Bin Meng	hw/riscv: Use macros for BIOS image names Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-06-07	Bin Meng	docs/system/riscv: sifive_u: Document '-dtb' usage Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-06-07	Bin Meng	docs/system/riscv: Correct the indentation level of... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-06-07	Bin Meng	hw/riscv: Support the official PLIC DT bindings Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-06-07	Bin Meng	hw/riscv: Support the official CLINT DT bindings Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-06-07	Bin Meng	hw/riscv: virt: Switch to use qemu_fdt_setprop_string_array... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-06-07	Bin Meng	hw/riscv: sifive_u: Switch to use qemu_fdt_setprop_string_ar... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-05-11	Bin Meng	hw/riscv: sifive_e: Add 'const' to sifive_e_memmap[] Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-05-04	Bin Meng	docs/system: ppc: Add documentation for ppce500 machine Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-05-04	Bin Meng	roms/u-boot: Bump ppce500 u-boot to v2021.04 to fix... Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-05-04	Bin Meng	roms/Makefile: Update ppce500 u-boot build directory... Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-03-31	Bin Meng	hw/net: fsl_etsec: Tx padding length should exclude CRC Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-03-31	Bin Meng	hw/ppc: e500: Add missing #address-cells and #size... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-23	Bin Meng	docs/system: riscv: Add documentation for 'microchip... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-23	Bin Meng	hw/riscv: microchip_pfsoc: Map EMMC/SD mux register Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-23	Bin Meng	hw/block: m25p80: Support fast read for SST flashes Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-22	Bin Meng	hw/sd: sdhci: Reset the data pointer of s->fifo_buffer... Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-03-22	Bin Meng	hw/sd: sdhci: Limit block size only when SDHC_BLKSIZE... Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-03-22	Bin Meng	hw/sd: sdhci: Correctly set the controller status for... Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-03-22	Bin Meng	hw/sd: sdhci: Don't write to SDHC_SYSAD register when... Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-03-22	Bin Meng	hw/sd: sdhci: Don't transfer any data when command... Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-03-22	Bin Meng	hw/sd: sd: Actually perform the erase operation Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-22	Bin Meng	hw/sd: sd: Fix build error when DEBUG_SD is on Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-22	Bin Meng	hw/net: virtio-net: Initialize nc->do_not_pad to true Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-03-22	Bin Meng	net: Pad short frames to minimum size before sending... Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-03-22	Bin Meng	net: Add a 'do_not_pad" to NetClientState Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-03-22	Bin Meng	net: eth: Add a helper to pad a short Ethernet frame Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-03-15	Bin Meng	net: Fix build error when DEBUG_NET is on Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-09	Bin Meng	hw/ppc: e500: Add missing <ranges> in the eTSEC node Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-09	Bin Meng	hw/net: fsl_etsec: Fix build error when HEX_DUMP is on Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-04	Bin Meng	hw/riscv: virt: Map high mmio for PCIe Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-04	Bin Meng	hw/riscv: virt: Limit RAM size in a 32-bit system Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-04	Bin Meng	hw/riscv: virt: Drop the 'link_up' parameter of gpex_pcie_init() Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-04	Bin Meng	hw/riscv: Drop 'struct MemmapEntry' Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-04	Bin Meng	docs/system: riscv: Add documentation for sifive_u... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-04	Bin Meng	docs/system: Add RISC-V documentation Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-04	Bin Meng	docs/system: Sort targets in alphabetical order Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-04	Bin Meng	hw/riscv: sifive_u: Change SIFIVE_U_GEM_IRQ to decimal... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-04	Bin Meng	hw/riscv: sifive_u: Add QSPI2 controller and connect... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-04	Bin Meng	hw/riscv: sifive_u: Add QSPI0 controller and connect... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-04	Bin Meng	hw/ssi: Add SiFive SPI controller support Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-04	Bin Meng	hw/block: m25p80: Add various ISSI flash information Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-04	Bin Meng	hw/block: m25p80: Add ISSI SPI flash support Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-04	Bin Meng	roms/opensbi: Upgrade from v0.8 to v0.9 Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-04	Bin Meng	hw/misc: sifive_u_otp: Use error_report() when block... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-03-04	Bin Meng	target/riscv: Declare csr_ops[] with a known size Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-21	Bin Meng	hw/mips: loongson3: Drop 'struct MemmapEntry' Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-19	Bin Meng	hw/sd: sdhci: Simplify updating s->prnsts in sdhci_sdma_tran... Signed-off-by: Bin Meng <bmeng.cn@gmail.com>	commit \| commitdiff \| tree
2021-02-19	Bin Meng	hw/sd: sd: Bypass the RCA check for CMD13 in SPI mode Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-19	Bin Meng	hw/sd: sd: Skip write protect groups check in CMD24... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-19	Bin Meng	hw/sd: sd: Skip write protect groups check in sd_erase... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-19	Bin Meng	hw/sd: sd: Move the sd_block_{read, write} and macros... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-19	Bin Meng	hw/sd: sd: Fix CMD30 response type Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-19	Bin Meng	hw/sd: sd: Only SDSC cards support CMD28/29/30 Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-19	Bin Meng	hw/sd: sd: Fix address check in sd_erase() Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-19	Bin Meng	hw/sd: ssi-sd: Handle the rest commands with R1b response... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-19	Bin Meng	hw/sd: ssi-sd: Fix STOP_TRANSMISSION (CMD12) response Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-19	Bin Meng	hw/sd: ssi-sd: Fix SEND_IF_COND (CMD8) response Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-19	Bin Meng	hw/sd: ssi-sd: Support multiple block write Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-19	Bin Meng	hw/sd: ssi-sd: Support single block write Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-19	Bin Meng	hw/sd: Introduce receive_ready() callback Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-19	Bin Meng	hw/sd: sd: Allow single/multiple block write for SPI... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-19	Bin Meng	hw/sd: sd: Remove duplicated codes in single/multiple... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-19	Bin Meng	hw/sd: ssi-sd: Support multiple block read Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-11	Bin Meng	hw/block/nvme: Fix a build error in nvme_get_feature() Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-10	Bin Meng	target/ppc: Add E500 L2CSR0 write helper Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-10	Bin Meng	hw/net: fsl_etsec: Reverse the RCTRL.RSF logic Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-10	Bin Meng	hw/ppc: e500: Fill in correct <clock-frequency> for... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-10	Bin Meng	hw/ppc: e500: Use a macro for the platform clock frequency Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-02	Bin Meng	hw/ssi: imx_spi: Correct tx and rx fifo endianness Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-02	Bin Meng	hw/ssi: imx_spi: Correct the burst length > 32 bit... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-02	Bin Meng	hw/ssi: imx_spi: Round up the burst length to be multiple... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-02	Bin Meng	hw/ssi: imx_spi: Remove imx_spi_update_irq() in imx_spi_reset() Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-02-02	Bin Meng	hw/ssi: imx_spi: Use a macro for number of chip selects... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-01-25	Bin Meng	net: checksum: Introduce fine control over checksum... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-01-24	Bin Meng	hw/sd: sd.h: Cosmetic change of using spaces Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-01-24	Bin Meng	hw/sd: ssi-sd: Use macros for the dummy value and tokens... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-01-24	Bin Meng	hw/sd: ssi-sd: Fix the wrong command index for STOP_TRANSMISSION Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-01-24	Bin Meng	hw/sd: ssi-sd: Add a state representing Nac Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-01-24	Bin Meng	hw/sd: ssi-sd: Suffix a data block with CRC16 Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-01-24	Bin Meng	util: Add CRC16 (CCITT) calculation routines Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-01-24	Bin Meng	hw/sd: sd: Drop sd_crc16() Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-01-24	Bin Meng	hw/sd: sd: Support CMD59 for SPI mode Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-01-24	Bin Meng	hw/sd: ssi-sd: Fix incorrect card response sequence Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-01-16	Bin Meng	target/riscv: Remove built-in GDB XML files for CSRs Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-01-16	Bin Meng	target/riscv: Generate the GDB XML file for CSR registers... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-01-16	Bin Meng	target/riscv: Add CSR name in the CSR function table Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-01-16	Bin Meng	target/riscv: Make csr_ops[CSR_TABLE_SIZE] external Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-01-16	Bin Meng	hw/riscv: sifive_u: Use SIFIVE_U_CPU for mc->default_cpu_type Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
2021-01-16	Bin Meng	hw/block: m25p80: Don't write to flash if write is... Signed-off-by: Bin Meng <bin.meng@windriver.com>	commit \| commitdiff \| tree
next

AR7 emulation for QEMU

RSS Atom