disas/ppc: Fix indefinite articles in comments
[qemu/ar7.git] / include / hw / virtio / virtio-gpu.h
blobf3a98a3261d97b3efda226cdcae696c78bfbb16b
1 /*
2 * Virtio GPU Device
4 * Copyright Red Hat, Inc. 2013-2014
6 * Authors:
7 * Dave Airlie <airlied@redhat.com>
8 * Gerd Hoffmann <kraxel@redhat.com>
10 * This work is licensed under the terms of the GNU GPL, version 2.
11 * See the COPYING file in the top-level directory.
14 #ifndef HW_VIRTIO_GPU_H
15 #define HW_VIRTIO_GPU_H
17 #include "qemu/queue.h"
18 #include "ui/qemu-pixman.h"
19 #include "ui/console.h"
20 #include "hw/virtio/virtio.h"
21 #include "hw/pci/pci.h"
22 #include "qemu/log.h"
24 #include "standard-headers/linux/virtio_gpu.h"
25 #define TYPE_VIRTIO_GPU "virtio-gpu-device"
26 #define VIRTIO_GPU(obj) \
27 OBJECT_CHECK(VirtIOGPU, (obj), TYPE_VIRTIO_GPU)
29 #define VIRTIO_ID_GPU 16
31 struct virtio_gpu_simple_resource {
32 uint32_t resource_id;
33 uint32_t width;
34 uint32_t height;
35 uint32_t format;
36 uint64_t *addrs;
37 struct iovec *iov;
38 unsigned int iov_cnt;
39 uint32_t scanout_bitmask;
40 pixman_image_t *image;
41 uint64_t hostmem;
42 QTAILQ_ENTRY(virtio_gpu_simple_resource) next;
45 struct virtio_gpu_scanout {
46 QemuConsole *con;
47 DisplaySurface *ds;
48 uint32_t width, height;
49 int x, y;
50 int invalidate;
51 uint32_t resource_id;
52 struct virtio_gpu_update_cursor cursor;
53 QEMUCursor *current_cursor;
56 struct virtio_gpu_requested_state {
57 uint32_t width, height;
58 int x, y;
61 enum virtio_gpu_conf_flags {
62 VIRTIO_GPU_FLAG_VIRGL_ENABLED = 1,
63 VIRTIO_GPU_FLAG_STATS_ENABLED,
66 #define virtio_gpu_virgl_enabled(_cfg) \
67 (_cfg.flags & (1 << VIRTIO_GPU_FLAG_VIRGL_ENABLED))
68 #define virtio_gpu_stats_enabled(_cfg) \
69 (_cfg.flags & (1 << VIRTIO_GPU_FLAG_STATS_ENABLED))
71 struct virtio_gpu_conf {
72 uint64_t max_hostmem;
73 uint32_t max_outputs;
74 uint32_t flags;
77 struct virtio_gpu_ctrl_command {
78 VirtQueueElement elem;
79 VirtQueue *vq;
80 struct virtio_gpu_ctrl_hdr cmd_hdr;
81 uint32_t error;
82 bool waiting;
83 bool finished;
84 QTAILQ_ENTRY(virtio_gpu_ctrl_command) next;
87 typedef struct VirtIOGPU {
88 VirtIODevice parent_obj;
90 QEMUBH *ctrl_bh;
91 QEMUBH *cursor_bh;
92 VirtQueue *ctrl_vq;
93 VirtQueue *cursor_vq;
95 int enable;
97 int config_size;
98 DeviceState *qdev;
100 QTAILQ_HEAD(, virtio_gpu_simple_resource) reslist;
101 QTAILQ_HEAD(, virtio_gpu_ctrl_command) cmdq;
102 QTAILQ_HEAD(, virtio_gpu_ctrl_command) fenceq;
104 struct virtio_gpu_scanout scanout[VIRTIO_GPU_MAX_SCANOUTS];
105 struct virtio_gpu_requested_state req_state[VIRTIO_GPU_MAX_SCANOUTS];
107 struct virtio_gpu_conf conf;
108 uint64_t hostmem;
109 int enabled_output_bitmask;
110 struct virtio_gpu_config virtio_config;
112 bool use_virgl_renderer;
113 bool renderer_inited;
114 int renderer_blocked;
115 QEMUTimer *fence_poll;
116 QEMUTimer *print_stats;
118 uint32_t inflight;
119 struct {
120 uint32_t max_inflight;
121 uint32_t requests;
122 uint32_t req_3d;
123 uint32_t bytes_3d;
124 } stats;
126 Error *migration_blocker;
127 } VirtIOGPU;
129 extern const GraphicHwOps virtio_gpu_ops;
131 /* to share between PCI and VGA */
132 #define DEFINE_VIRTIO_GPU_PCI_PROPERTIES(_state) \
133 DEFINE_PROP_BIT("ioeventfd", _state, flags, \
134 VIRTIO_PCI_FLAG_USE_IOEVENTFD_BIT, false), \
135 DEFINE_PROP_UINT32("vectors", _state, nvectors, 3)
137 #define VIRTIO_GPU_FILL_CMD(out) do { \
138 size_t s; \
139 s = iov_to_buf(cmd->elem.out_sg, cmd->elem.out_num, 0, \
140 &out, sizeof(out)); \
141 if (s != sizeof(out)) { \
142 qemu_log_mask(LOG_GUEST_ERROR, \
143 "%s: command size incorrect %zu vs %zu\n", \
144 __func__, s, sizeof(out)); \
145 return; \
147 } while (0)
149 /* virtio-gpu.c */
150 void virtio_gpu_ctrl_response(VirtIOGPU *g,
151 struct virtio_gpu_ctrl_command *cmd,
152 struct virtio_gpu_ctrl_hdr *resp,
153 size_t resp_len);
154 void virtio_gpu_ctrl_response_nodata(VirtIOGPU *g,
155 struct virtio_gpu_ctrl_command *cmd,
156 enum virtio_gpu_ctrl_type type);
157 void virtio_gpu_get_display_info(VirtIOGPU *g,
158 struct virtio_gpu_ctrl_command *cmd);
159 int virtio_gpu_create_mapping_iov(struct virtio_gpu_resource_attach_backing *ab,
160 struct virtio_gpu_ctrl_command *cmd,
161 uint64_t **addr, struct iovec **iov);
162 void virtio_gpu_cleanup_mapping_iov(struct iovec *iov, uint32_t count);
163 void virtio_gpu_process_cmdq(VirtIOGPU *g);
165 /* virtio-gpu-3d.c */
166 void virtio_gpu_virgl_process_cmd(VirtIOGPU *g,
167 struct virtio_gpu_ctrl_command *cmd);
168 void virtio_gpu_virgl_fence_poll(VirtIOGPU *g);
169 void virtio_gpu_virgl_reset(VirtIOGPU *g);
170 int virtio_gpu_virgl_init(VirtIOGPU *g);
172 #endif