hw/riscv: sifive_u: Add a dummy L2 cache controller device
[qemu/ar7.git] / crypto / trace.h
bloba9af0f315cb08a6b6a361edb4280b2e29d150d75
1 #include "trace/trace-crypto.h"