?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
aarch64: fix handling of 'reset halt'
[openocd.git] / src / target / aarch64.c
blobe4d420f07ab688cc134a4b5d28a600280d9c6af6
1 /***************************************************************************
2 * Copyright (C) 2015 by David Ung *
3 * *
4 * This program is free software; you can redistribute it and/or modify *
5 * it under the terms of the GNU General Public License as published by *
6 * the Free Software Foundation; either version 2 of the License, or *
7 * (at your option) any later version. *
8 * *
9 * This program is distributed in the hope that it will be useful, *
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
12 * GNU General Public License for more details. *
13 * *
14 * You should have received a copy of the GNU General Public License *
15 * along with this program; if not, write to the *
16 * Free Software Foundation, Inc., *
17 * *
18 ***************************************************************************/
19
20 #ifdef HAVE_CONFIG_H
21 #include "config.h"
22 #endif
23
24 #include "breakpoints.h"
25 #include "aarch64.h"
26 #include "a64_disassembler.h"
27 #include "register.h"
28 #include "target_request.h"
29 #include "target_type.h"
30 #include "armv8_opcodes.h"
31 #include "armv8_cache.h"
32 #include "arm_coresight.h"
33 #include "arm_semihosting.h"
34 #include "jtag/interface.h"
35 #include "smp.h"
36 #include <helper/time_support.h>
37
38 enum restart_mode {
39 RESTART_LAZY,
40 RESTART_SYNC,
41 };
42
43 enum halt_mode {
44 HALT_LAZY,
45 HALT_SYNC,
46 };
47
48 struct aarch64_private_config {
49 struct adiv5_private_config adiv5_config;
50 struct arm_cti *cti;
51 };
52
53 static int aarch64_poll(struct target *target);
54 static int aarch64_debug_entry(struct target *target);
55 static int aarch64_restore_context(struct target *target, bool bpwp);
56 static int aarch64_set_breakpoint(struct target *target,
57 struct breakpoint *breakpoint, uint8_t matchmode);
58 static int aarch64_set_context_breakpoint(struct target *target,
59 struct breakpoint *breakpoint, uint8_t matchmode);
60 static int aarch64_set_hybrid_breakpoint(struct target *target,
61 struct breakpoint *breakpoint);
62 static int aarch64_unset_breakpoint(struct target *target,
63 struct breakpoint *breakpoint);
64 static int aarch64_mmu(struct target *target, int *enabled);
65 static int aarch64_virt2phys(struct target *target,
66 target_addr_t virt, target_addr_t *phys);
67 static int aarch64_read_cpu_memory(struct target *target,
68 uint64_t address, uint32_t size, uint32_t count, uint8_t *buffer);
69
70 static int aarch64_restore_system_control_reg(struct target *target)
71 {
72 enum arm_mode target_mode = ARM_MODE_ANY;
73 int retval = ERROR_OK;
74 uint32_t instr;
75
76 struct aarch64_common *aarch64 = target_to_aarch64(target);
77 struct armv8_common *armv8 = target_to_armv8(target);
78
79 if (aarch64->system_control_reg != aarch64->system_control_reg_curr) {
80 aarch64->system_control_reg_curr = aarch64->system_control_reg;
81 /* LOG_INFO("cp15_control_reg: %8.8" PRIx32, cortex_v8->cp15_control_reg); */
82
83 switch (armv8->arm.core_mode) {
84 case ARMV8_64_EL0T:
85 target_mode = ARMV8_64_EL1H;
86 /* fall through */
87 case ARMV8_64_EL1T:
88 case ARMV8_64_EL1H:
89 instr = ARMV8_MSR_GP(SYSTEM_SCTLR_EL1, 0);
90 break;
91 case ARMV8_64_EL2T:
92 case ARMV8_64_EL2H:
93 instr = ARMV8_MSR_GP(SYSTEM_SCTLR_EL2, 0);
94 break;
95 case ARMV8_64_EL3H:
96 case ARMV8_64_EL3T:
97 instr = ARMV8_MSR_GP(SYSTEM_SCTLR_EL3, 0);
98 break;
99
100 case ARM_MODE_SVC:
101 case ARM_MODE_ABT:
102 case ARM_MODE_FIQ:
103 case ARM_MODE_IRQ:
104 case ARM_MODE_HYP:
105 case ARM_MODE_UND:
106 case ARM_MODE_SYS:
107 instr = ARMV4_5_MCR(15, 0, 0, 1, 0, 0);
108 break;
109
110 default:
111 LOG_ERROR("cannot read system control register in this mode: (%s : 0x%x)",
112 armv8_mode_name(armv8->arm.core_mode), armv8->arm.core_mode);
113 return ERROR_FAIL;
114 }
115
116 if (target_mode != ARM_MODE_ANY)
117 armv8_dpm_modeswitch(&armv8->dpm, target_mode);
118
119 retval = armv8->dpm.instr_write_data_r0(&armv8->dpm, instr, aarch64->system_control_reg);
120 if (retval != ERROR_OK)
121 return retval;
122
123 if (target_mode != ARM_MODE_ANY)
124 armv8_dpm_modeswitch(&armv8->dpm, ARM_MODE_ANY);
125 }
126
127 return retval;
128 }
129
130 /* modify system_control_reg in order to enable or disable mmu for :
131 * - virt2phys address conversion
132 * - read or write memory in phys or virt address */
133 static int aarch64_mmu_modify(struct target *target, int enable)
134 {
135 struct aarch64_common *aarch64 = target_to_aarch64(target);
136 struct armv8_common *armv8 = &aarch64->armv8_common;
137 int retval = ERROR_OK;
138 enum arm_mode target_mode = ARM_MODE_ANY;
139 uint32_t instr = 0;
140
141 if (enable) {
142 /* if mmu enabled at target stop and mmu not enable */
143 if (!(aarch64->system_control_reg & 0x1U)) {
144 LOG_ERROR("trying to enable mmu on target stopped with mmu disable");
145 return ERROR_FAIL;
146 }
147 if (!(aarch64->system_control_reg_curr & 0x1U))
148 aarch64->system_control_reg_curr |= 0x1U;
149 } else {
150 if (aarch64->system_control_reg_curr & 0x4U) {
151 /* data cache is active */
152 aarch64->system_control_reg_curr &= ~0x4U;
153 /* flush data cache armv8 function to be called */
154 if (armv8->armv8_mmu.armv8_cache.flush_all_data_cache)
155 armv8->armv8_mmu.armv8_cache.flush_all_data_cache(target);
156 }
157 if ((aarch64->system_control_reg_curr & 0x1U)) {
158 aarch64->system_control_reg_curr &= ~0x1U;
159 }
160 }
161
162 switch (armv8->arm.core_mode) {
163 case ARMV8_64_EL0T:
164 target_mode = ARMV8_64_EL1H;
165 /* fall through */
166 case ARMV8_64_EL1T:
167 case ARMV8_64_EL1H:
168 instr = ARMV8_MSR_GP(SYSTEM_SCTLR_EL1, 0);
169 break;
170 case ARMV8_64_EL2T:
171 case ARMV8_64_EL2H:
172 instr = ARMV8_MSR_GP(SYSTEM_SCTLR_EL2, 0);
173 break;
174 case ARMV8_64_EL3H:
175 case ARMV8_64_EL3T:
176 instr = ARMV8_MSR_GP(SYSTEM_SCTLR_EL3, 0);
177 break;
178
179 case ARM_MODE_SVC:
180 case ARM_MODE_ABT:
181 case ARM_MODE_FIQ:
182 case ARM_MODE_IRQ:
183 case ARM_MODE_HYP:
184 case ARM_MODE_UND:
185 case ARM_MODE_SYS:
186 instr = ARMV4_5_MCR(15, 0, 0, 1, 0, 0);
187 break;
188
189 default:
190 LOG_DEBUG("unknown cpu state 0x%x", armv8->arm.core_mode);
191 break;
192 }
193 if (target_mode != ARM_MODE_ANY)
194 armv8_dpm_modeswitch(&armv8->dpm, target_mode);
195
196 retval = armv8->dpm.instr_write_data_r0(&armv8->dpm, instr,
197 aarch64->system_control_reg_curr);
198
199 if (target_mode != ARM_MODE_ANY)
200 armv8_dpm_modeswitch(&armv8->dpm, ARM_MODE_ANY);
201
202 return retval;
203 }
204
205 /*
206 * Basic debug access, very low level assumes state is saved
207 */
208 static int aarch64_init_debug_access(struct target *target)
209 {
210 struct armv8_common *armv8 = target_to_armv8(target);
211 int retval;
212 uint32_t dummy;
213
214 LOG_DEBUG("%s", target_name(target));
215
216 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
217 armv8->debug_base + CPUV8_DBG_OSLAR, 0);
218 if (retval != ERROR_OK) {
219 LOG_DEBUG("Examine %s failed", "oslock");
220 return retval;
221 }
222
223 /* Clear Sticky Power Down status Bit in PRSR to enable access to
224 the registers in the Core Power Domain */
225 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
226 armv8->debug_base + CPUV8_DBG_PRSR, &dummy);
227 if (retval != ERROR_OK)
228 return retval;
229
230 /*
231 * Static CTI configuration:
232 * Channel 0 -> trigger outputs HALT request to PE
233 * Channel 1 -> trigger outputs Resume request to PE
234 * Gate all channel trigger events from entering the CTM
235 */
236
237 /* Enable CTI */
238 retval = arm_cti_enable(armv8->cti, true);
239 /* By default, gate all channel events to and from the CTM */
240 if (retval == ERROR_OK)
241 retval = arm_cti_write_reg(armv8->cti, CTI_GATE, 0);
242 /* output halt requests to PE on channel 0 event */
243 if (retval == ERROR_OK)
244 retval = arm_cti_write_reg(armv8->cti, CTI_OUTEN0, CTI_CHNL(0));
245 /* output restart requests to PE on channel 1 event */
246 if (retval == ERROR_OK)
247 retval = arm_cti_write_reg(armv8->cti, CTI_OUTEN1, CTI_CHNL(1));
248 if (retval != ERROR_OK)
249 return retval;
250
251 /* Resync breakpoint registers */
252
253 return ERROR_OK;
254 }
255
256 /* Write to memory mapped registers directly with no cache or mmu handling */
257 static int aarch64_dap_write_memap_register_u32(struct target *target,
258 target_addr_t address,
259 uint32_t value)
260 {
261 int retval;
262 struct armv8_common *armv8 = target_to_armv8(target);
263
264 retval = mem_ap_write_atomic_u32(armv8->debug_ap, address, value);
265
266 return retval;
267 }
268
269 static int aarch64_dpm_setup(struct aarch64_common *a8, uint64_t debug)
270 {
271 struct arm_dpm *dpm = &a8->armv8_common.dpm;
272 int retval;
273
274 dpm->arm = &a8->armv8_common.arm;
275 dpm->didr = debug;
276
277 retval = armv8_dpm_setup(dpm);
278 if (retval == ERROR_OK)
279 retval = armv8_dpm_initialize(dpm);
280
281 return retval;
282 }
283
284 static int aarch64_set_dscr_bits(struct target *target, unsigned long bit_mask, unsigned long value)
285 {
286 struct armv8_common *armv8 = target_to_armv8(target);
287 return armv8_set_dbgreg_bits(armv8, CPUV8_DBG_DSCR, bit_mask, value);
288 }
289
290 static int aarch64_check_state_one(struct target *target,
291 uint32_t mask, uint32_t val, int *p_result, uint32_t *p_prsr)
292 {
293 struct armv8_common *armv8 = target_to_armv8(target);
294 uint32_t prsr;
295 int retval;
296
297 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
298 armv8->debug_base + CPUV8_DBG_PRSR, &prsr);
299 if (retval != ERROR_OK)
300 return retval;
301
302 if (p_prsr)
303 *p_prsr = prsr;
304
305 if (p_result)
306 *p_result = (prsr & mask) == (val & mask);
307
308 return ERROR_OK;
309 }
310
311 static int aarch64_wait_halt_one(struct target *target)
312 {
313 int retval = ERROR_OK;
314 uint32_t prsr;
315
316 int64_t then = timeval_ms();
317 for (;;) {
318 int halted;
319
320 retval = aarch64_check_state_one(target, PRSR_HALT, PRSR_HALT, &halted, &prsr);
321 if (retval != ERROR_OK || halted)
322 break;
323
324 if (timeval_ms() > then + 1000) {
325 retval = ERROR_TARGET_TIMEOUT;
326 LOG_DEBUG("target %s timeout, prsr=0x%08"PRIx32, target_name(target), prsr);
327 break;
328 }
329 }
330 return retval;
331 }
332
333 static int aarch64_prepare_halt_smp(struct target *target, bool exc_target, struct target **p_first)
334 {
335 int retval = ERROR_OK;
336 struct target_list *head;
337 struct target *first = NULL;
338
339 LOG_DEBUG("target %s exc %i", target_name(target), exc_target);
340
341 foreach_smp_target(head, target->smp_targets) {
342 struct target *curr = head->target;
343 struct armv8_common *armv8 = target_to_armv8(curr);
344
345 if (exc_target && curr == target)
346 continue;
347 if (!target_was_examined(curr))
348 continue;
349 if (curr->state != TARGET_RUNNING)
350 continue;
351
352 /* HACK: mark this target as prepared for halting */
353 curr->debug_reason = DBG_REASON_DBGRQ;
354
355 /* open the gate for channel 0 to let HALT requests pass to the CTM */
356 retval = arm_cti_ungate_channel(armv8->cti, 0);
357 if (retval == ERROR_OK)
358 retval = aarch64_set_dscr_bits(curr, DSCR_HDE, DSCR_HDE);
359 if (retval != ERROR_OK)
360 break;
361
362 LOG_DEBUG("target %s prepared", target_name(curr));
363
364 if (!first)
365 first = curr;
366 }
367
368 if (p_first) {
369 if (exc_target && first)
370 *p_first = first;
371 else
372 *p_first = target;
373 }
374
375 return retval;
376 }
377
378 static int aarch64_halt_one(struct target *target, enum halt_mode mode)
379 {
380 int retval = ERROR_OK;
381 struct armv8_common *armv8 = target_to_armv8(target);
382
383 LOG_DEBUG("%s", target_name(target));
384
385 /* allow Halting Debug Mode */
386 retval = aarch64_set_dscr_bits(target, DSCR_HDE, DSCR_HDE);
387 if (retval != ERROR_OK)
388 return retval;
389
390 /* trigger an event on channel 0, this outputs a halt request to the PE */
391 retval = arm_cti_pulse_channel(armv8->cti, 0);
392 if (retval != ERROR_OK)
393 return retval;
394
395 if (mode == HALT_SYNC) {
396 retval = aarch64_wait_halt_one(target);
397 if (retval != ERROR_OK) {
398 if (retval == ERROR_TARGET_TIMEOUT)
399 LOG_ERROR("Timeout waiting for target %s halt", target_name(target));
400 return retval;
401 }
402 }
403
404 return ERROR_OK;
405 }
406
407 static int aarch64_halt_smp(struct target *target, bool exc_target)
408 {
409 struct target *next = target;
410 int retval;
411
412 /* prepare halt on all PEs of the group */
413 retval = aarch64_prepare_halt_smp(target, exc_target, &next);
414
415 if (exc_target && next == target)
416 return retval;
417
418 /* halt the target PE */
419 if (retval == ERROR_OK)
420 retval = aarch64_halt_one(next, HALT_LAZY);
421
422 if (retval != ERROR_OK)
423 return retval;
424
425 /* wait for all PEs to halt */
426 int64_t then = timeval_ms();
427 for (;;) {
428 bool all_halted = true;
429 struct target_list *head;
430 struct target *curr;
431
432 foreach_smp_target(head, target->smp_targets) {
433 int halted;
434
435 curr = head->target;
436
437 if (!target_was_examined(curr))
438 continue;
439
440 retval = aarch64_check_state_one(curr, PRSR_HALT, PRSR_HALT, &halted, NULL);
441 if (retval != ERROR_OK || !halted) {
442 all_halted = false;
443 break;
444 }
445 }
446
447 if (all_halted)
448 break;
449
450 if (timeval_ms() > then + 1000) {
451 retval = ERROR_TARGET_TIMEOUT;
452 break;
453 }
454
455 /*
456 * HACK: on Hi6220 there are 8 cores organized in 2 clusters
457 * and it looks like the CTI's are not connected by a common
458 * trigger matrix. It seems that we need to halt one core in each
459 * cluster explicitly. So if we find that a core has not halted
460 * yet, we trigger an explicit halt for the second cluster.
461 */
462 retval = aarch64_halt_one(curr, HALT_LAZY);
463 if (retval != ERROR_OK)
464 break;
465 }
466
467 return retval;
468 }
469
470 static int update_halt_gdb(struct target *target, enum target_debug_reason debug_reason)
471 {
472 struct target *gdb_target = NULL;
473 struct target_list *head;
474 struct target *curr;
475
476 if (debug_reason == DBG_REASON_NOTHALTED) {
477 LOG_DEBUG("Halting remaining targets in SMP group");
478 aarch64_halt_smp(target, true);
479 }
480
481 /* poll all targets in the group, but skip the target that serves GDB */
482 foreach_smp_target(head, target->smp_targets) {
483 curr = head->target;
484 /* skip calling context */
485 if (curr == target)
486 continue;
487 if (!target_was_examined(curr))
488 continue;
489 /* skip targets that were already halted */
490 if (curr->state == TARGET_HALTED)
491 continue;
492 /* remember the gdb_service->target */
493 if (curr->gdb_service)
494 gdb_target = curr->gdb_service->target;
495 /* skip it */
496 if (curr == gdb_target)
497 continue;
498
499 /* avoid recursion in aarch64_poll() */
500 curr->smp = 0;
501 aarch64_poll(curr);
502 curr->smp = 1;
503 }
504
505 /* after all targets were updated, poll the gdb serving target */
506 if (gdb_target && gdb_target != target)
507 aarch64_poll(gdb_target);
508
509 return ERROR_OK;
510 }
511
512 /*
513 * Aarch64 Run control
514 */
515
516 static int aarch64_poll(struct target *target)
517 {
518 enum target_state prev_target_state;
519 int retval = ERROR_OK;
520 int halted;
521
522 retval = aarch64_check_state_one(target,
523 PRSR_HALT, PRSR_HALT, &halted, NULL);
524 if (retval != ERROR_OK)
525 return retval;
526
527 if (halted) {
528 prev_target_state = target->state;
529 if (prev_target_state != TARGET_HALTED) {
530 enum target_debug_reason debug_reason = target->debug_reason;
531
532 /* We have a halting debug event */
533 target->state = TARGET_HALTED;
534 LOG_DEBUG("Target %s halted", target_name(target));
535 retval = aarch64_debug_entry(target);
536 if (retval != ERROR_OK)
537 return retval;
538
539 if (target->smp)
540 update_halt_gdb(target, debug_reason);
541
542 if (arm_semihosting(target, &retval) != 0)
543 return retval;
544
545 switch (prev_target_state) {
546 case TARGET_RUNNING:
547 case TARGET_UNKNOWN:
548 case TARGET_RESET:
549 target_call_event_callbacks(target, TARGET_EVENT_HALTED);
550 break;
551 case TARGET_DEBUG_RUNNING:
552 target_call_event_callbacks(target, TARGET_EVENT_DEBUG_HALTED);
553 break;
554 default:
555 break;
556 }
557 }
558 } else
559 target->state = TARGET_RUNNING;
560
561 return retval;
562 }
563
564 static int aarch64_halt(struct target *target)
565 {
566 struct armv8_common *armv8 = target_to_armv8(target);
567 armv8->last_run_control_op = ARMV8_RUNCONTROL_HALT;
568
569 if (target->smp)
570 return aarch64_halt_smp(target, false);
571
572 return aarch64_halt_one(target, HALT_SYNC);
573 }
574
575 static int aarch64_restore_one(struct target *target, int current,
576 uint64_t *address, int handle_breakpoints, int debug_execution)
577 {
578 struct armv8_common *armv8 = target_to_armv8(target);
579 struct arm *arm = &armv8->arm;
580 int retval;
581 uint64_t resume_pc;
582
583 LOG_DEBUG("%s", target_name(target));
584
585 if (!debug_execution)
586 target_free_all_working_areas(target);
587
588 /* current = 1: continue on current pc, otherwise continue at <address> */
589 resume_pc = buf_get_u64(arm->pc->value, 0, 64);
590 if (!current)
591 resume_pc = *address;
592 else
593 *address = resume_pc;
594
595 /* Make sure that the Armv7 gdb thumb fixups does not
596 * kill the return address
597 */
598 switch (arm->core_state) {
599 case ARM_STATE_ARM:
600 resume_pc &= 0xFFFFFFFC;
601 break;
602 case ARM_STATE_AARCH64:
603 resume_pc &= 0xFFFFFFFFFFFFFFFC;
604 break;
605 case ARM_STATE_THUMB:
606 case ARM_STATE_THUMB_EE:
607 /* When the return address is loaded into PC
608 * bit 0 must be 1 to stay in Thumb state
609 */
610 resume_pc |= 0x1;
611 break;
612 case ARM_STATE_JAZELLE:
613 LOG_ERROR("How do I resume into Jazelle state??");
614 return ERROR_FAIL;
615 }
616 LOG_DEBUG("resume pc = 0x%016" PRIx64, resume_pc);
617 buf_set_u64(arm->pc->value, 0, 64, resume_pc);
618 arm->pc->dirty = true;
619 arm->pc->valid = true;
620
621 /* called it now before restoring context because it uses cpu
622 * register r0 for restoring system control register */
623 retval = aarch64_restore_system_control_reg(target);
624 if (retval == ERROR_OK)
625 retval = aarch64_restore_context(target, handle_breakpoints);
626
627 return retval;
628 }
629
630 /**
631 * prepare single target for restart
632 *
633 *
634 */
635 static int aarch64_prepare_restart_one(struct target *target)
636 {
637 struct armv8_common *armv8 = target_to_armv8(target);
638 int retval;
639 uint32_t dscr;
640 uint32_t tmp;
641
642 LOG_DEBUG("%s", target_name(target));
643
644 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
645 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
646 if (retval != ERROR_OK)
647 return retval;
648
649 if ((dscr & DSCR_ITE) == 0)
650 LOG_ERROR("DSCR.ITE must be set before leaving debug!");
651 if ((dscr & DSCR_ERR) != 0)
652 LOG_ERROR("DSCR.ERR must be cleared before leaving debug!");
653
654 /* acknowledge a pending CTI halt event */
655 retval = arm_cti_ack_events(armv8->cti, CTI_TRIG(HALT));
656 /*
657 * open the CTI gate for channel 1 so that the restart events
658 * get passed along to all PEs. Also close gate for channel 0
659 * to isolate the PE from halt events.
660 */
661 if (retval == ERROR_OK)
662 retval = arm_cti_ungate_channel(armv8->cti, 1);
663 if (retval == ERROR_OK)
664 retval = arm_cti_gate_channel(armv8->cti, 0);
665
666 /* make sure that DSCR.HDE is set */
667 if (retval == ERROR_OK) {
668 dscr |= DSCR_HDE;
669 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
670 armv8->debug_base + CPUV8_DBG_DSCR, dscr);
671 }
672
673 if (retval == ERROR_OK) {
674 /* clear sticky bits in PRSR, SDR is now 0 */
675 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
676 armv8->debug_base + CPUV8_DBG_PRSR, &tmp);
677 }
678
679 return retval;
680 }
681
682 static int aarch64_do_restart_one(struct target *target, enum restart_mode mode)
683 {
684 struct armv8_common *armv8 = target_to_armv8(target);
685 int retval;
686
687 LOG_DEBUG("%s", target_name(target));
688
689 /* trigger an event on channel 1, generates a restart request to the PE */
690 retval = arm_cti_pulse_channel(armv8->cti, 1);
691 if (retval != ERROR_OK)
692 return retval;
693
694 if (mode == RESTART_SYNC) {
695 int64_t then = timeval_ms();
696 for (;;) {
697 int resumed;
698 /*
699 * if PRSR.SDR is set now, the target did restart, even
700 * if it's now already halted again (e.g. due to breakpoint)
701 */
702 retval = aarch64_check_state_one(target,
703 PRSR_SDR, PRSR_SDR, &resumed, NULL);
704 if (retval != ERROR_OK || resumed)
705 break;
706
707 if (timeval_ms() > then + 1000) {
708 LOG_ERROR("%s: Timeout waiting for resume"PRIx32, target_name(target));
709 retval = ERROR_TARGET_TIMEOUT;
710 break;
711 }
712 }
713 }
714
715 if (retval != ERROR_OK)
716 return retval;
717
718 target->debug_reason = DBG_REASON_NOTHALTED;
719 target->state = TARGET_RUNNING;
720
721 return ERROR_OK;
722 }
723
724 static int aarch64_restart_one(struct target *target, enum restart_mode mode)
725 {
726 int retval;
727
728 LOG_DEBUG("%s", target_name(target));
729
730 retval = aarch64_prepare_restart_one(target);
731 if (retval == ERROR_OK)
732 retval = aarch64_do_restart_one(target, mode);
733
734 return retval;
735 }
736
737 /*
738 * prepare all but the current target for restart
739 */
740 static int aarch64_prep_restart_smp(struct target *target, int handle_breakpoints, struct target **p_first)
741 {
742 int retval = ERROR_OK;
743 struct target_list *head;
744 struct target *first = NULL;
745 uint64_t address;
746
747 foreach_smp_target(head, target->smp_targets) {
748 struct target *curr = head->target;
749
750 /* skip calling target */
751 if (curr == target)
752 continue;
753 if (!target_was_examined(curr))
754 continue;
755 if (curr->state != TARGET_HALTED)
756 continue;
757
758 /* resume at current address, not in step mode */
759 retval = aarch64_restore_one(curr, 1, &address, handle_breakpoints, 0);
760 if (retval == ERROR_OK)
761 retval = aarch64_prepare_restart_one(curr);
762 if (retval != ERROR_OK) {
763 LOG_ERROR("failed to restore target %s", target_name(curr));
764 break;
765 }
766 /* remember the first valid target in the group */
767 if (!first)
768 first = curr;
769 }
770
771 if (p_first)
772 *p_first = first;
773
774 return retval;
775 }
776
777
778 static int aarch64_step_restart_smp(struct target *target)
779 {
780 int retval = ERROR_OK;
781 struct target_list *head;
782 struct target *first = NULL;
783
784 LOG_DEBUG("%s", target_name(target));
785
786 retval = aarch64_prep_restart_smp(target, 0, &first);
787 if (retval != ERROR_OK)
788 return retval;
789
790 if (first)
791 retval = aarch64_do_restart_one(first, RESTART_LAZY);
792 if (retval != ERROR_OK) {
793 LOG_DEBUG("error restarting target %s", target_name(first));
794 return retval;
795 }
796
797 int64_t then = timeval_ms();
798 for (;;) {
799 struct target *curr = target;
800 bool all_resumed = true;
801
802 foreach_smp_target(head, target->smp_targets) {
803 uint32_t prsr;
804 int resumed;
805
806 curr = head->target;
807
808 if (curr == target)
809 continue;
810
811 if (!target_was_examined(curr))
812 continue;
813
814 retval = aarch64_check_state_one(curr,
815 PRSR_SDR, PRSR_SDR, &resumed, &prsr);
816 if (retval != ERROR_OK || (!resumed && (prsr & PRSR_HALT))) {
817 all_resumed = false;
818 break;
819 }
820
821 if (curr->state != TARGET_RUNNING) {
822 curr->state = TARGET_RUNNING;
823 curr->debug_reason = DBG_REASON_NOTHALTED;
824 target_call_event_callbacks(curr, TARGET_EVENT_RESUMED);
825 }
826 }
827
828 if (all_resumed)
829 break;
830
831 if (timeval_ms() > then + 1000) {
832 LOG_ERROR("%s: timeout waiting for target resume", __func__);
833 retval = ERROR_TARGET_TIMEOUT;
834 break;
835 }
836 /*
837 * HACK: on Hi6220 there are 8 cores organized in 2 clusters
838 * and it looks like the CTI's are not connected by a common
839 * trigger matrix. It seems that we need to halt one core in each
840 * cluster explicitly. So if we find that a core has not halted
841 * yet, we trigger an explicit resume for the second cluster.
842 */
843 retval = aarch64_do_restart_one(curr, RESTART_LAZY);
844 if (retval != ERROR_OK)
845 break;
846 }
847
848 return retval;
849 }
850
851 static int aarch64_resume(struct target *target, int current,
852 target_addr_t address, int handle_breakpoints, int debug_execution)
853 {
854 int retval = 0;
855 uint64_t addr = address;
856
857 struct armv8_common *armv8 = target_to_armv8(target);
858 armv8->last_run_control_op = ARMV8_RUNCONTROL_RESUME;
859
860 if (target->state != TARGET_HALTED)
861 return ERROR_TARGET_NOT_HALTED;
862
863 /*
864 * If this target is part of a SMP group, prepare the others
865 * targets for resuming. This involves restoring the complete
866 * target register context and setting up CTI gates to accept
867 * resume events from the trigger matrix.
868 */
869 if (target->smp) {
870 retval = aarch64_prep_restart_smp(target, handle_breakpoints, NULL);
871 if (retval != ERROR_OK)
872 return retval;
873 }
874
875 /* all targets prepared, restore and restart the current target */
876 retval = aarch64_restore_one(target, current, &addr, handle_breakpoints,
877 debug_execution);
878 if (retval == ERROR_OK)
879 retval = aarch64_restart_one(target, RESTART_SYNC);
880 if (retval != ERROR_OK)
881 return retval;
882
883 if (target->smp) {
884 int64_t then = timeval_ms();
885 for (;;) {
886 struct target *curr = target;
887 struct target_list *head;
888 bool all_resumed = true;
889
890 foreach_smp_target(head, target->smp_targets) {
891 uint32_t prsr;
892 int resumed;
893
894 curr = head->target;
895 if (curr == target)
896 continue;
897 if (!target_was_examined(curr))
898 continue;
899
900 retval = aarch64_check_state_one(curr,
901 PRSR_SDR, PRSR_SDR, &resumed, &prsr);
902 if (retval != ERROR_OK || (!resumed && (prsr & PRSR_HALT))) {
903 all_resumed = false;
904 break;
905 }
906
907 if (curr->state != TARGET_RUNNING) {
908 curr->state = TARGET_RUNNING;
909 curr->debug_reason = DBG_REASON_NOTHALTED;
910 target_call_event_callbacks(curr, TARGET_EVENT_RESUMED);
911 }
912 }
913
914 if (all_resumed)
915 break;
916
917 if (timeval_ms() > then + 1000) {
918 LOG_ERROR("%s: timeout waiting for target %s to resume", __func__, target_name(curr));
919 retval = ERROR_TARGET_TIMEOUT;
920 break;
921 }
922
923 /*
924 * HACK: on Hi6220 there are 8 cores organized in 2 clusters
925 * and it looks like the CTI's are not connected by a common
926 * trigger matrix. It seems that we need to halt one core in each
927 * cluster explicitly. So if we find that a core has not halted
928 * yet, we trigger an explicit resume for the second cluster.
929 */
930 retval = aarch64_do_restart_one(curr, RESTART_LAZY);
931 if (retval != ERROR_OK)
932 break;
933 }
934 }
935
936 if (retval != ERROR_OK)
937 return retval;
938
939 target->debug_reason = DBG_REASON_NOTHALTED;
940
941 if (!debug_execution) {
942 target->state = TARGET_RUNNING;
943 target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
944 LOG_DEBUG("target resumed at 0x%" PRIx64, addr);
945 } else {
946 target->state = TARGET_DEBUG_RUNNING;
947 target_call_event_callbacks(target, TARGET_EVENT_DEBUG_RESUMED);
948 LOG_DEBUG("target debug resumed at 0x%" PRIx64, addr);
949 }
950
951 return ERROR_OK;
952 }
953
954 static int aarch64_debug_entry(struct target *target)
955 {
956 int retval = ERROR_OK;
957 struct armv8_common *armv8 = target_to_armv8(target);
958 struct arm_dpm *dpm = &armv8->dpm;
959 enum arm_state core_state;
960 uint32_t dscr;
961
962 /* make sure to clear all sticky errors */
963 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
964 armv8->debug_base + CPUV8_DBG_DRCR, DRCR_CSE);
965 if (retval == ERROR_OK)
966 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
967 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
968 if (retval == ERROR_OK)
969 retval = arm_cti_ack_events(armv8->cti, CTI_TRIG(HALT));
970
971 if (retval != ERROR_OK)
972 return retval;
973
974 LOG_DEBUG("%s dscr = 0x%08" PRIx32, target_name(target), dscr);
975
976 dpm->dscr = dscr;
977 core_state = armv8_dpm_get_core_state(dpm);
978 armv8_select_opcodes(armv8, core_state == ARM_STATE_AARCH64);
979 armv8_select_reg_access(armv8, core_state == ARM_STATE_AARCH64);
980
981 /* close the CTI gate for all events */
982 if (retval == ERROR_OK)
983 retval = arm_cti_write_reg(armv8->cti, CTI_GATE, 0);
984 /* discard async exceptions */
985 if (retval == ERROR_OK)
986 retval = dpm->instr_cpsr_sync(dpm);
987 if (retval != ERROR_OK)
988 return retval;
989
990 /* Examine debug reason */
991 armv8_dpm_report_dscr(dpm, dscr);
992
993 /* save the memory address that triggered the watchpoint */
994 if (target->debug_reason == DBG_REASON_WATCHPOINT) {
995 uint32_t tmp;
996
997 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
998 armv8->debug_base + CPUV8_DBG_EDWAR0, &tmp);
999 if (retval != ERROR_OK)
1000 return retval;
1001 target_addr_t edwar = tmp;
1002
1003 /* EDWAR[63:32] has unknown content in aarch32 state */
1004 if (core_state == ARM_STATE_AARCH64) {
1005 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1006 armv8->debug_base + CPUV8_DBG_EDWAR1, &tmp);
1007 if (retval != ERROR_OK)
1008 return retval;
1009 edwar |= ((target_addr_t)tmp) << 32;
1010 }
1011
1012 armv8->dpm.wp_addr = edwar;
1013 }
1014
1015 retval = armv8_dpm_read_current_registers(&armv8->dpm);
1016
1017 if (retval == ERROR_OK && armv8->post_debug_entry)
1018 retval = armv8->post_debug_entry(target);
1019
1020 return retval;
1021 }
1022
1023 static int aarch64_post_debug_entry(struct target *target)
1024 {
1025 struct aarch64_common *aarch64 = target_to_aarch64(target);
1026 struct armv8_common *armv8 = &aarch64->armv8_common;
1027 int retval;
1028 enum arm_mode target_mode = ARM_MODE_ANY;
1029 uint32_t instr;
1030
1031 switch (armv8->arm.core_mode) {
1032 case ARMV8_64_EL0T:
1033 target_mode = ARMV8_64_EL1H;
1034 /* fall through */
1035 case ARMV8_64_EL1T:
1036 case ARMV8_64_EL1H:
1037 instr = ARMV8_MRS(SYSTEM_SCTLR_EL1, 0);
1038 break;
1039 case ARMV8_64_EL2T:
1040 case ARMV8_64_EL2H:
1041 instr = ARMV8_MRS(SYSTEM_SCTLR_EL2, 0);
1042 break;
1043 case ARMV8_64_EL3H:
1044 case ARMV8_64_EL3T:
1045 instr = ARMV8_MRS(SYSTEM_SCTLR_EL3, 0);
1046 break;
1047
1048 case ARM_MODE_SVC:
1049 case ARM_MODE_ABT:
1050 case ARM_MODE_FIQ:
1051 case ARM_MODE_IRQ:
1052 case ARM_MODE_HYP:
1053 case ARM_MODE_UND:
1054 case ARM_MODE_SYS:
1055 instr = ARMV4_5_MRC(15, 0, 0, 1, 0, 0);
1056 break;
1057
1058 default:
1059 LOG_ERROR("cannot read system control register in this mode: (%s : 0x%x)",
1060 armv8_mode_name(armv8->arm.core_mode), armv8->arm.core_mode);
1061 return ERROR_FAIL;
1062 }
1063
1064 if (target_mode != ARM_MODE_ANY)
1065 armv8_dpm_modeswitch(&armv8->dpm, target_mode);
1066
1067 retval = armv8->dpm.instr_read_data_r0(&armv8->dpm, instr, &aarch64->system_control_reg);
1068 if (retval != ERROR_OK)
1069 return retval;
1070
1071 if (target_mode != ARM_MODE_ANY)
1072 armv8_dpm_modeswitch(&armv8->dpm, ARM_MODE_ANY);
1073
1074 LOG_DEBUG("System_register: %8.8" PRIx32, aarch64->system_control_reg);
1075 aarch64->system_control_reg_curr = aarch64->system_control_reg;
1076
1077 if (armv8->armv8_mmu.armv8_cache.info == -1) {
1078 armv8_identify_cache(armv8);
1079 armv8_read_mpidr(armv8);
1080 }
1081
1082 armv8->armv8_mmu.mmu_enabled =
1083 (aarch64->system_control_reg & 0x1U) ? 1 : 0;
1084 armv8->armv8_mmu.armv8_cache.d_u_cache_enabled =
1085 (aarch64->system_control_reg & 0x4U) ? 1 : 0;
1086 armv8->armv8_mmu.armv8_cache.i_cache_enabled =
1087 (aarch64->system_control_reg & 0x1000U) ? 1 : 0;
1088 return ERROR_OK;
1089 }
1090
1091 /*
1092 * single-step a target
1093 */
1094 static int aarch64_step(struct target *target, int current, target_addr_t address,
1095 int handle_breakpoints)
1096 {
1097 struct armv8_common *armv8 = target_to_armv8(target);
1098 struct aarch64_common *aarch64 = target_to_aarch64(target);
1099 int saved_retval = ERROR_OK;
1100 int retval;
1101 uint32_t edecr;
1102
1103 armv8->last_run_control_op = ARMV8_RUNCONTROL_STEP;
1104
1105 if (target->state != TARGET_HALTED) {
1106 LOG_WARNING("target not halted");
1107 return ERROR_TARGET_NOT_HALTED;
1108 }
1109
1110 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1111 armv8->debug_base + CPUV8_DBG_EDECR, &edecr);
1112 /* make sure EDECR.SS is not set when restoring the register */
1113
1114 if (retval == ERROR_OK) {
1115 edecr &= ~0x4;
1116 /* set EDECR.SS to enter hardware step mode */
1117 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
1118 armv8->debug_base + CPUV8_DBG_EDECR, (edecr|0x4));
1119 }
1120 /* disable interrupts while stepping */
1121 if (retval == ERROR_OK && aarch64->isrmasking_mode == AARCH64_ISRMASK_ON)
1122 retval = aarch64_set_dscr_bits(target, 0x3 << 22, 0x3 << 22);
1123 /* bail out if stepping setup has failed */
1124 if (retval != ERROR_OK)
1125 return retval;
1126
1127 if (target->smp && (current == 1)) {
1128 /*
1129 * isolate current target so that it doesn't get resumed
1130 * together with the others
1131 */
1132 retval = arm_cti_gate_channel(armv8->cti, 1);
1133 /* resume all other targets in the group */
1134 if (retval == ERROR_OK)
1135 retval = aarch64_step_restart_smp(target);
1136 if (retval != ERROR_OK) {
1137 LOG_ERROR("Failed to restart non-stepping targets in SMP group");
1138 return retval;
1139 }
1140 LOG_DEBUG("Restarted all non-stepping targets in SMP group");
1141 }
1142
1143 /* all other targets running, restore and restart the current target */
1144 retval = aarch64_restore_one(target, current, &address, 0, 0);
1145 if (retval == ERROR_OK)
1146 retval = aarch64_restart_one(target, RESTART_LAZY);
1147
1148 if (retval != ERROR_OK)
1149 return retval;
1150
1151 LOG_DEBUG("target step-resumed at 0x%" PRIx64, address);
1152 if (!handle_breakpoints)
1153 target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
1154
1155 int64_t then = timeval_ms();
1156 for (;;) {
1157 int stepped;
1158 uint32_t prsr;
1159
1160 retval = aarch64_check_state_one(target,
1161 PRSR_SDR|PRSR_HALT, PRSR_SDR|PRSR_HALT, &stepped, &prsr);
1162 if (retval != ERROR_OK || stepped)
1163 break;
1164
1165 if (timeval_ms() > then + 100) {
1166 LOG_ERROR("timeout waiting for target %s halt after step",
1167 target_name(target));
1168 retval = ERROR_TARGET_TIMEOUT;
1169 break;
1170 }
1171 }
1172
1173 /*
1174 * At least on one SoC (Renesas R8A7795) stepping over a WFI instruction
1175 * causes a timeout. The core takes the step but doesn't complete it and so
1176 * debug state is never entered. However, you can manually halt the core
1177 * as an external debug even is also a WFI wakeup event.
1178 */
1179 if (retval == ERROR_TARGET_TIMEOUT)
1180 saved_retval = aarch64_halt_one(target, HALT_SYNC);
1181
1182 /* restore EDECR */
1183 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
1184 armv8->debug_base + CPUV8_DBG_EDECR, edecr);
1185 if (retval != ERROR_OK)
1186 return retval;
1187
1188 /* restore interrupts */
1189 if (aarch64->isrmasking_mode == AARCH64_ISRMASK_ON) {
1190 retval = aarch64_set_dscr_bits(target, 0x3 << 22, 0);
1191 if (retval != ERROR_OK)
1192 return ERROR_OK;
1193 }
1194
1195 if (saved_retval != ERROR_OK)
1196 return saved_retval;
1197
1198 return ERROR_OK;
1199 }
1200
1201 static int aarch64_restore_context(struct target *target, bool bpwp)
1202 {
1203 struct armv8_common *armv8 = target_to_armv8(target);
1204 struct arm *arm = &armv8->arm;
1205
1206 int retval;
1207
1208 LOG_DEBUG("%s", target_name(target));
1209
1210 if (armv8->pre_restore_context)
1211 armv8->pre_restore_context(target);
1212
1213 retval = armv8_dpm_write_dirty_registers(&armv8->dpm, bpwp);
1214 if (retval == ERROR_OK) {
1215 /* registers are now invalid */
1216 register_cache_invalidate(arm->core_cache);
1217 register_cache_invalidate(arm->core_cache->next);
1218 }
1219
1220 return retval;
1221 }
1222
1223 /*
1224 * Cortex-A8 Breakpoint and watchpoint functions
1225 */
1226
1227 /* Setup hardware Breakpoint Register Pair */
1228 static int aarch64_set_breakpoint(struct target *target,
1229 struct breakpoint *breakpoint, uint8_t matchmode)
1230 {
1231 int retval;
1232 int brp_i = 0;
1233 uint32_t control;
1234 uint8_t byte_addr_select = 0x0F;
1235 struct aarch64_common *aarch64 = target_to_aarch64(target);
1236 struct armv8_common *armv8 = &aarch64->armv8_common;
1237 struct aarch64_brp *brp_list = aarch64->brp_list;
1238
1239 if (breakpoint->is_set) {
1240 LOG_WARNING("breakpoint already set");
1241 return ERROR_OK;
1242 }
1243
1244 if (breakpoint->type == BKPT_HARD) {
1245 int64_t bpt_value;
1246 while (brp_list[brp_i].used && (brp_i < aarch64->brp_num))
1247 brp_i++;
1248 if (brp_i >= aarch64->brp_num) {
1249 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1250 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1251 }
1252 breakpoint_hw_set(breakpoint, brp_i);
1253 if (breakpoint->length == 2)
1254 byte_addr_select = (3 << (breakpoint->address & 0x02));
1255 control = ((matchmode & 0x7) << 20)
1256 | (1 << 13)
1257 | (byte_addr_select << 5)
1258 | (3 << 1) | 1;
1259 brp_list[brp_i].used = 1;
1260 brp_list[brp_i].value = breakpoint->address & 0xFFFFFFFFFFFFFFFC;
1261 brp_list[brp_i].control = control;
1262 bpt_value = brp_list[brp_i].value;
1263
1264 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1265 + CPUV8_DBG_BVR_BASE + 16 * brp_list[brp_i].brpn,
1266 (uint32_t)(bpt_value & 0xFFFFFFFF));
1267 if (retval != ERROR_OK)
1268 return retval;
1269 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1270 + CPUV8_DBG_BVR_BASE + 4 + 16 * brp_list[brp_i].brpn,
1271 (uint32_t)(bpt_value >> 32));
1272 if (retval != ERROR_OK)
1273 return retval;
1274
1275 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1276 + CPUV8_DBG_BCR_BASE + 16 * brp_list[brp_i].brpn,
1277 brp_list[brp_i].control);
1278 if (retval != ERROR_OK)
1279 return retval;
1280 LOG_DEBUG("brp %i control 0x%0" PRIx32 " value 0x%" TARGET_PRIxADDR, brp_i,
1281 brp_list[brp_i].control,
1282 brp_list[brp_i].value);
1283
1284 } else if (breakpoint->type == BKPT_SOFT) {
1285 uint32_t opcode;
1286 uint8_t code[4];
1287
1288 if (armv8_dpm_get_core_state(&armv8->dpm) == ARM_STATE_AARCH64) {
1289 opcode = ARMV8_HLT(11);
1290
1291 if (breakpoint->length != 4)
1292 LOG_ERROR("bug: breakpoint length should be 4 in AArch64 mode");
1293 } else {
1294 /**
1295 * core_state is ARM_STATE_ARM
1296 * in that case the opcode depends on breakpoint length:
1297 * - if length == 4 => A32 opcode
1298 * - if length == 2 => T32 opcode
1299 * - if length == 3 => T32 opcode (refer to gdb doc : ARM-Breakpoint-Kinds)
1300 * in that case the length should be changed from 3 to 4 bytes
1301 **/
1302 opcode = (breakpoint->length == 4) ? ARMV8_HLT_A1(11) :
1303 (uint32_t) (ARMV8_HLT_T1(11) | ARMV8_HLT_T1(11) << 16);
1304
1305 if (breakpoint->length == 3)
1306 breakpoint->length = 4;
1307 }
1308
1309 buf_set_u32(code, 0, 32, opcode);
1310
1311 retval = target_read_memory(target,
1312 breakpoint->address & 0xFFFFFFFFFFFFFFFE,
1313 breakpoint->length, 1,
1314 breakpoint->orig_instr);
1315 if (retval != ERROR_OK)
1316 return retval;
1317
1318 armv8_cache_d_inner_flush_virt(armv8,
1319 breakpoint->address & 0xFFFFFFFFFFFFFFFE,
1320 breakpoint->length);
1321
1322 retval = target_write_memory(target,
1323 breakpoint->address & 0xFFFFFFFFFFFFFFFE,
1324 breakpoint->length, 1, code);
1325 if (retval != ERROR_OK)
1326 return retval;
1327
1328 armv8_cache_d_inner_flush_virt(armv8,
1329 breakpoint->address & 0xFFFFFFFFFFFFFFFE,
1330 breakpoint->length);
1331
1332 armv8_cache_i_inner_inval_virt(armv8,
1333 breakpoint->address & 0xFFFFFFFFFFFFFFFE,
1334 breakpoint->length);
1335
1336 breakpoint->is_set = true;
1337 }
1338
1339 /* Ensure that halting debug mode is enable */
1340 retval = aarch64_set_dscr_bits(target, DSCR_HDE, DSCR_HDE);
1341 if (retval != ERROR_OK) {
1342 LOG_DEBUG("Failed to set DSCR.HDE");
1343 return retval;
1344 }
1345
1346 return ERROR_OK;
1347 }
1348
1349 static int aarch64_set_context_breakpoint(struct target *target,
1350 struct breakpoint *breakpoint, uint8_t matchmode)
1351 {
1352 int retval = ERROR_FAIL;
1353 int brp_i = 0;
1354 uint32_t control;
1355 uint8_t byte_addr_select = 0x0F;
1356 struct aarch64_common *aarch64 = target_to_aarch64(target);
1357 struct armv8_common *armv8 = &aarch64->armv8_common;
1358 struct aarch64_brp *brp_list = aarch64->brp_list;
1359
1360 if (breakpoint->is_set) {
1361 LOG_WARNING("breakpoint already set");
1362 return retval;
1363 }
1364 /*check available context BRPs*/
1365 while ((brp_list[brp_i].used ||
1366 (brp_list[brp_i].type != BRP_CONTEXT)) && (brp_i < aarch64->brp_num))
1367 brp_i++;
1368
1369 if (brp_i >= aarch64->brp_num) {
1370 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1371 return ERROR_FAIL;
1372 }
1373
1374 breakpoint_hw_set(breakpoint, brp_i);
1375 control = ((matchmode & 0x7) << 20)
1376 | (1 << 13)
1377 | (byte_addr_select << 5)
1378 | (3 << 1) | 1;
1379 brp_list[brp_i].used = 1;
1380 brp_list[brp_i].value = (breakpoint->asid);
1381 brp_list[brp_i].control = control;
1382 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1383 + CPUV8_DBG_BVR_BASE + 16 * brp_list[brp_i].brpn,
1384 brp_list[brp_i].value);
1385 if (retval != ERROR_OK)
1386 return retval;
1387 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1388 + CPUV8_DBG_BCR_BASE + 16 * brp_list[brp_i].brpn,
1389 brp_list[brp_i].control);
1390 if (retval != ERROR_OK)
1391 return retval;
1392 LOG_DEBUG("brp %i control 0x%0" PRIx32 " value 0x%" TARGET_PRIxADDR, brp_i,
1393 brp_list[brp_i].control,
1394 brp_list[brp_i].value);
1395 return ERROR_OK;
1396
1397 }
1398
1399 static int aarch64_set_hybrid_breakpoint(struct target *target, struct breakpoint *breakpoint)
1400 {
1401 int retval = ERROR_FAIL;
1402 int brp_1 = 0; /* holds the contextID pair */
1403 int brp_2 = 0; /* holds the IVA pair */
1404 uint32_t control_ctx, control_iva;
1405 uint8_t ctx_byte_addr_select = 0x0F;
1406 uint8_t iva_byte_addr_select = 0x0F;
1407 uint8_t ctx_machmode = 0x03;
1408 uint8_t iva_machmode = 0x01;
1409 struct aarch64_common *aarch64 = target_to_aarch64(target);
1410 struct armv8_common *armv8 = &aarch64->armv8_common;
1411 struct aarch64_brp *brp_list = aarch64->brp_list;
1412
1413 if (breakpoint->is_set) {
1414 LOG_WARNING("breakpoint already set");
1415 return retval;
1416 }
1417 /*check available context BRPs*/
1418 while ((brp_list[brp_1].used ||
1419 (brp_list[brp_1].type != BRP_CONTEXT)) && (brp_1 < aarch64->brp_num))
1420 brp_1++;
1421
1422 LOG_DEBUG("brp(CTX) found num: %d", brp_1);
1423 if (brp_1 >= aarch64->brp_num) {
1424 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1425 return ERROR_FAIL;
1426 }
1427
1428 while ((brp_list[brp_2].used ||
1429 (brp_list[brp_2].type != BRP_NORMAL)) && (brp_2 < aarch64->brp_num))
1430 brp_2++;
1431
1432 LOG_DEBUG("brp(IVA) found num: %d", brp_2);
1433 if (brp_2 >= aarch64->brp_num) {
1434 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1435 return ERROR_FAIL;
1436 }
1437
1438 breakpoint_hw_set(breakpoint, brp_1);
1439 breakpoint->linked_brp = brp_2;
1440 control_ctx = ((ctx_machmode & 0x7) << 20)
1441 | (brp_2 << 16)
1442 | (0 << 14)
1443 | (ctx_byte_addr_select << 5)
1444 | (3 << 1) | 1;
1445 brp_list[brp_1].used = 1;
1446 brp_list[brp_1].value = (breakpoint->asid);
1447 brp_list[brp_1].control = control_ctx;
1448 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1449 + CPUV8_DBG_BVR_BASE + 16 * brp_list[brp_1].brpn,
1450 brp_list[brp_1].value);
1451 if (retval != ERROR_OK)
1452 return retval;
1453 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1454 + CPUV8_DBG_BCR_BASE + 16 * brp_list[brp_1].brpn,
1455 brp_list[brp_1].control);
1456 if (retval != ERROR_OK)
1457 return retval;
1458
1459 control_iva = ((iva_machmode & 0x7) << 20)
1460 | (brp_1 << 16)
1461 | (1 << 13)
1462 | (iva_byte_addr_select << 5)
1463 | (3 << 1) | 1;
1464 brp_list[brp_2].used = 1;
1465 brp_list[brp_2].value = breakpoint->address & 0xFFFFFFFFFFFFFFFC;
1466 brp_list[brp_2].control = control_iva;
1467 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1468 + CPUV8_DBG_BVR_BASE + 16 * brp_list[brp_2].brpn,
1469 brp_list[brp_2].value & 0xFFFFFFFF);
1470 if (retval != ERROR_OK)
1471 return retval;
1472 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1473 + CPUV8_DBG_BVR_BASE + 4 + 16 * brp_list[brp_2].brpn,
1474 brp_list[brp_2].value >> 32);
1475 if (retval != ERROR_OK)
1476 return retval;
1477 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1478 + CPUV8_DBG_BCR_BASE + 16 * brp_list[brp_2].brpn,
1479 brp_list[brp_2].control);
1480 if (retval != ERROR_OK)
1481 return retval;
1482
1483 return ERROR_OK;
1484 }
1485
1486 static int aarch64_unset_breakpoint(struct target *target, struct breakpoint *breakpoint)
1487 {
1488 int retval;
1489 struct aarch64_common *aarch64 = target_to_aarch64(target);
1490 struct armv8_common *armv8 = &aarch64->armv8_common;
1491 struct aarch64_brp *brp_list = aarch64->brp_list;
1492
1493 if (!breakpoint->is_set) {
1494 LOG_WARNING("breakpoint not set");
1495 return ERROR_OK;
1496 }
1497
1498 if (breakpoint->type == BKPT_HARD) {
1499 if ((breakpoint->address != 0) && (breakpoint->asid != 0)) {
1500 int brp_i = breakpoint->number;
1501 int brp_j = breakpoint->linked_brp;
1502 if (brp_i >= aarch64->brp_num) {
1503 LOG_DEBUG("Invalid BRP number in breakpoint");
1504 return ERROR_OK;
1505 }
1506 LOG_DEBUG("rbp %i control 0x%0" PRIx32 " value 0x%" TARGET_PRIxADDR, brp_i,
1507 brp_list[brp_i].control, brp_list[brp_i].value);
1508 brp_list[brp_i].used = 0;
1509 brp_list[brp_i].value = 0;
1510 brp_list[brp_i].control = 0;
1511 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1512 + CPUV8_DBG_BCR_BASE + 16 * brp_list[brp_i].brpn,
1513 brp_list[brp_i].control);
1514 if (retval != ERROR_OK)
1515 return retval;
1516 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1517 + CPUV8_DBG_BVR_BASE + 16 * brp_list[brp_i].brpn,
1518 (uint32_t)brp_list[brp_i].value);
1519 if (retval != ERROR_OK)
1520 return retval;
1521 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1522 + CPUV8_DBG_BVR_BASE + 4 + 16 * brp_list[brp_i].brpn,
1523 (uint32_t)brp_list[brp_i].value);
1524 if (retval != ERROR_OK)
1525 return retval;
1526 if ((brp_j < 0) || (brp_j >= aarch64->brp_num)) {
1527 LOG_DEBUG("Invalid BRP number in breakpoint");
1528 return ERROR_OK;
1529 }
1530 LOG_DEBUG("rbp %i control 0x%0" PRIx32 " value 0x%0" PRIx64, brp_j,
1531 brp_list[brp_j].control, brp_list[brp_j].value);
1532 brp_list[brp_j].used = 0;
1533 brp_list[brp_j].value = 0;
1534 brp_list[brp_j].control = 0;
1535 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1536 + CPUV8_DBG_BCR_BASE + 16 * brp_list[brp_j].brpn,
1537 brp_list[brp_j].control);
1538 if (retval != ERROR_OK)
1539 return retval;
1540 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1541 + CPUV8_DBG_BVR_BASE + 16 * brp_list[brp_j].brpn,
1542 (uint32_t)brp_list[brp_j].value);
1543 if (retval != ERROR_OK)
1544 return retval;
1545 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1546 + CPUV8_DBG_BVR_BASE + 4 + 16 * brp_list[brp_j].brpn,
1547 (uint32_t)brp_list[brp_j].value);
1548 if (retval != ERROR_OK)
1549 return retval;
1550
1551 breakpoint->linked_brp = 0;
1552 breakpoint->is_set = false;
1553 return ERROR_OK;
1554
1555 } else {
1556 int brp_i = breakpoint->number;
1557 if (brp_i >= aarch64->brp_num) {
1558 LOG_DEBUG("Invalid BRP number in breakpoint");
1559 return ERROR_OK;
1560 }
1561 LOG_DEBUG("rbp %i control 0x%0" PRIx32 " value 0x%0" PRIx64, brp_i,
1562 brp_list[brp_i].control, brp_list[brp_i].value);
1563 brp_list[brp_i].used = 0;
1564 brp_list[brp_i].value = 0;
1565 brp_list[brp_i].control = 0;
1566 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1567 + CPUV8_DBG_BCR_BASE + 16 * brp_list[brp_i].brpn,
1568 brp_list[brp_i].control);
1569 if (retval != ERROR_OK)
1570 return retval;
1571 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1572 + CPUV8_DBG_BVR_BASE + 16 * brp_list[brp_i].brpn,
1573 brp_list[brp_i].value);
1574 if (retval != ERROR_OK)
1575 return retval;
1576
1577 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1578 + CPUV8_DBG_BVR_BASE + 4 + 16 * brp_list[brp_i].brpn,
1579 (uint32_t)brp_list[brp_i].value);
1580 if (retval != ERROR_OK)
1581 return retval;
1582 breakpoint->is_set = false;
1583 return ERROR_OK;
1584 }
1585 } else {
1586 /* restore original instruction (kept in target endianness) */
1587
1588 armv8_cache_d_inner_flush_virt(armv8,
1589 breakpoint->address & 0xFFFFFFFFFFFFFFFE,
1590 breakpoint->length);
1591
1592 if (breakpoint->length == 4) {
1593 retval = target_write_memory(target,
1594 breakpoint->address & 0xFFFFFFFFFFFFFFFE,
1595 4, 1, breakpoint->orig_instr);
1596 if (retval != ERROR_OK)
1597 return retval;
1598 } else {
1599 retval = target_write_memory(target,
1600 breakpoint->address & 0xFFFFFFFFFFFFFFFE,
1601 2, 1, breakpoint->orig_instr);
1602 if (retval != ERROR_OK)
1603 return retval;
1604 }
1605
1606 armv8_cache_d_inner_flush_virt(armv8,
1607 breakpoint->address & 0xFFFFFFFFFFFFFFFE,
1608 breakpoint->length);
1609
1610 armv8_cache_i_inner_inval_virt(armv8,
1611 breakpoint->address & 0xFFFFFFFFFFFFFFFE,
1612 breakpoint->length);
1613 }
1614 breakpoint->is_set = false;
1615
1616 return ERROR_OK;
1617 }
1618
1619 static int aarch64_add_breakpoint(struct target *target,
1620 struct breakpoint *breakpoint)
1621 {
1622 struct aarch64_common *aarch64 = target_to_aarch64(target);
1623
1624 if ((breakpoint->type == BKPT_HARD) && (aarch64->brp_num_available < 1)) {
1625 LOG_INFO("no hardware breakpoint available");
1626 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1627 }
1628
1629 if (breakpoint->type == BKPT_HARD)
1630 aarch64->brp_num_available--;
1631
1632 return aarch64_set_breakpoint(target, breakpoint, 0x00); /* Exact match */
1633 }
1634
1635 static int aarch64_add_context_breakpoint(struct target *target,
1636 struct breakpoint *breakpoint)
1637 {
1638 struct aarch64_common *aarch64 = target_to_aarch64(target);
1639
1640 if ((breakpoint->type == BKPT_HARD) && (aarch64->brp_num_available < 1)) {
1641 LOG_INFO("no hardware breakpoint available");
1642 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1643 }
1644
1645 if (breakpoint->type == BKPT_HARD)
1646 aarch64->brp_num_available--;
1647
1648 return aarch64_set_context_breakpoint(target, breakpoint, 0x02); /* asid match */
1649 }
1650
1651 static int aarch64_add_hybrid_breakpoint(struct target *target,
1652 struct breakpoint *breakpoint)
1653 {
1654 struct aarch64_common *aarch64 = target_to_aarch64(target);
1655
1656 if ((breakpoint->type == BKPT_HARD) && (aarch64->brp_num_available < 1)) {
1657 LOG_INFO("no hardware breakpoint available");
1658 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1659 }
1660
1661 if (breakpoint->type == BKPT_HARD)
1662 aarch64->brp_num_available--;
1663
1664 return aarch64_set_hybrid_breakpoint(target, breakpoint); /* ??? */
1665 }
1666
1667 static int aarch64_remove_breakpoint(struct target *target, struct breakpoint *breakpoint)
1668 {
1669 struct aarch64_common *aarch64 = target_to_aarch64(target);
1670
1671 #if 0
1672 /* It is perfectly possible to remove breakpoints while the target is running */
1673 if (target->state != TARGET_HALTED) {
1674 LOG_WARNING("target not halted");
1675 return ERROR_TARGET_NOT_HALTED;
1676 }
1677 #endif
1678
1679 if (breakpoint->is_set) {
1680 aarch64_unset_breakpoint(target, breakpoint);
1681 if (breakpoint->type == BKPT_HARD)
1682 aarch64->brp_num_available++;
1683 }
1684
1685 return ERROR_OK;
1686 }
1687
1688 /* Setup hardware Watchpoint Register Pair */
1689 static int aarch64_set_watchpoint(struct target *target,
1690 struct watchpoint *watchpoint)
1691 {
1692 int retval;
1693 int wp_i = 0;
1694 uint32_t control, offset, length;
1695 struct aarch64_common *aarch64 = target_to_aarch64(target);
1696 struct armv8_common *armv8 = &aarch64->armv8_common;
1697 struct aarch64_brp *wp_list = aarch64->wp_list;
1698
1699 if (watchpoint->is_set) {
1700 LOG_WARNING("watchpoint already set");
1701 return ERROR_OK;
1702 }
1703
1704 while (wp_list[wp_i].used && (wp_i < aarch64->wp_num))
1705 wp_i++;
1706 if (wp_i >= aarch64->wp_num) {
1707 LOG_ERROR("ERROR Can not find free Watchpoint Register Pair");
1708 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1709 }
1710
1711 control = (1 << 0) /* enable */
1712 | (3 << 1) /* both user and privileged access */
1713 | (1 << 13); /* higher mode control */
1714
1715 switch (watchpoint->rw) {
1716 case WPT_READ:
1717 control |= 1 << 3;
1718 break;
1719 case WPT_WRITE:
1720 control |= 2 << 3;
1721 break;
1722 case WPT_ACCESS:
1723 control |= 3 << 3;
1724 break;
1725 }
1726
1727 /* Match up to 8 bytes. */
1728 offset = watchpoint->address & 7;
1729 length = watchpoint->length;
1730 if (offset + length > sizeof(uint64_t)) {
1731 length = sizeof(uint64_t) - offset;
1732 LOG_WARNING("Adjust watchpoint match inside 8-byte boundary");
1733 }
1734 for (; length > 0; offset++, length--)
1735 control |= (1 << offset) << 5;
1736
1737 wp_list[wp_i].value = watchpoint->address & 0xFFFFFFFFFFFFFFF8ULL;
1738 wp_list[wp_i].control = control;
1739
1740 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1741 + CPUV8_DBG_WVR_BASE + 16 * wp_list[wp_i].brpn,
1742 (uint32_t)(wp_list[wp_i].value & 0xFFFFFFFF));
1743 if (retval != ERROR_OK)
1744 return retval;
1745 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1746 + CPUV8_DBG_WVR_BASE + 4 + 16 * wp_list[wp_i].brpn,
1747 (uint32_t)(wp_list[wp_i].value >> 32));
1748 if (retval != ERROR_OK)
1749 return retval;
1750
1751 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1752 + CPUV8_DBG_WCR_BASE + 16 * wp_list[wp_i].brpn,
1753 control);
1754 if (retval != ERROR_OK)
1755 return retval;
1756 LOG_DEBUG("wp %i control 0x%0" PRIx32 " value 0x%" TARGET_PRIxADDR, wp_i,
1757 wp_list[wp_i].control, wp_list[wp_i].value);
1758
1759 /* Ensure that halting debug mode is enable */
1760 retval = aarch64_set_dscr_bits(target, DSCR_HDE, DSCR_HDE);
1761 if (retval != ERROR_OK) {
1762 LOG_DEBUG("Failed to set DSCR.HDE");
1763 return retval;
1764 }
1765
1766 wp_list[wp_i].used = 1;
1767 watchpoint_set(watchpoint, wp_i);
1768
1769 return ERROR_OK;
1770 }
1771
1772 /* Clear hardware Watchpoint Register Pair */
1773 static int aarch64_unset_watchpoint(struct target *target,
1774 struct watchpoint *watchpoint)
1775 {
1776 int retval;
1777 struct aarch64_common *aarch64 = target_to_aarch64(target);
1778 struct armv8_common *armv8 = &aarch64->armv8_common;
1779 struct aarch64_brp *wp_list = aarch64->wp_list;
1780
1781 if (!watchpoint->is_set) {
1782 LOG_WARNING("watchpoint not set");
1783 return ERROR_OK;
1784 }
1785
1786 int wp_i = watchpoint->number;
1787 if (wp_i >= aarch64->wp_num) {
1788 LOG_DEBUG("Invalid WP number in watchpoint");
1789 return ERROR_OK;
1790 }
1791 LOG_DEBUG("rwp %i control 0x%0" PRIx32 " value 0x%0" PRIx64, wp_i,
1792 wp_list[wp_i].control, wp_list[wp_i].value);
1793 wp_list[wp_i].used = 0;
1794 wp_list[wp_i].value = 0;
1795 wp_list[wp_i].control = 0;
1796 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1797 + CPUV8_DBG_WCR_BASE + 16 * wp_list[wp_i].brpn,
1798 wp_list[wp_i].control);
1799 if (retval != ERROR_OK)
1800 return retval;
1801 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1802 + CPUV8_DBG_WVR_BASE + 16 * wp_list[wp_i].brpn,
1803 wp_list[wp_i].value);
1804 if (retval != ERROR_OK)
1805 return retval;
1806
1807 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1808 + CPUV8_DBG_WVR_BASE + 4 + 16 * wp_list[wp_i].brpn,
1809 (uint32_t)wp_list[wp_i].value);
1810 if (retval != ERROR_OK)
1811 return retval;
1812 watchpoint->is_set = false;
1813
1814 return ERROR_OK;
1815 }
1816
1817 static int aarch64_add_watchpoint(struct target *target,
1818 struct watchpoint *watchpoint)
1819 {
1820 int retval;
1821 struct aarch64_common *aarch64 = target_to_aarch64(target);
1822
1823 if (aarch64->wp_num_available < 1) {
1824 LOG_INFO("no hardware watchpoint available");
1825 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1826 }
1827
1828 retval = aarch64_set_watchpoint(target, watchpoint);
1829 if (retval == ERROR_OK)
1830 aarch64->wp_num_available--;
1831
1832 return retval;
1833 }
1834
1835 static int aarch64_remove_watchpoint(struct target *target,
1836 struct watchpoint *watchpoint)
1837 {
1838 struct aarch64_common *aarch64 = target_to_aarch64(target);
1839
1840 if (watchpoint->is_set) {
1841 aarch64_unset_watchpoint(target, watchpoint);
1842 aarch64->wp_num_available++;
1843 }
1844
1845 return ERROR_OK;
1846 }
1847
1848 /**
1849 * find out which watchpoint hits
1850 * get exception address and compare the address to watchpoints
1851 */
1852 int aarch64_hit_watchpoint(struct target *target,
1853 struct watchpoint **hit_watchpoint)
1854 {
1855 if (target->debug_reason != DBG_REASON_WATCHPOINT)
1856 return ERROR_FAIL;
1857
1858 struct armv8_common *armv8 = target_to_armv8(target);
1859
1860 target_addr_t exception_address;
1861 struct watchpoint *wp;
1862
1863 exception_address = armv8->dpm.wp_addr;
1864
1865 if (exception_address == 0xFFFFFFFF)
1866 return ERROR_FAIL;
1867
1868 for (wp = target->watchpoints; wp; wp = wp->next)
1869 if (exception_address >= wp->address && exception_address < (wp->address + wp->length)) {
1870 *hit_watchpoint = wp;
1871 return ERROR_OK;
1872 }
1873
1874 return ERROR_FAIL;
1875 }
1876
1877 /*
1878 * Cortex-A8 Reset functions
1879 */
1880
1881 static int aarch64_enable_reset_catch(struct target *target, bool enable)
1882 {
1883 struct armv8_common *armv8 = target_to_armv8(target);
1884 uint32_t edecr;
1885 int retval;
1886
1887 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1888 armv8->debug_base + CPUV8_DBG_EDECR, &edecr);
1889 LOG_DEBUG("EDECR = 0x%08" PRIx32 ", enable=%d", edecr, enable);
1890 if (retval != ERROR_OK)
1891 return retval;
1892
1893 if (enable)
1894 edecr |= ECR_RCE;
1895 else
1896 edecr &= ~ECR_RCE;
1897
1898 return mem_ap_write_atomic_u32(armv8->debug_ap,
1899 armv8->debug_base + CPUV8_DBG_EDECR, edecr);
1900 }
1901
1902 static int aarch64_clear_reset_catch(struct target *target)
1903 {
1904 struct armv8_common *armv8 = target_to_armv8(target);
1905 uint32_t edesr;
1906 int retval;
1907 bool was_triggered;
1908
1909 /* check if Reset Catch debug event triggered as expected */
1910 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1911 armv8->debug_base + CPUV8_DBG_EDESR, &edesr);
1912 if (retval != ERROR_OK)
1913 return retval;
1914
1915 was_triggered = !!(edesr & ESR_RC);
1916 LOG_DEBUG("Reset Catch debug event %s",
1917 was_triggered ? "triggered" : "NOT triggered!");
1918
1919 if (was_triggered) {
1920 /* clear pending Reset Catch debug event */
1921 edesr &= ~ESR_RC;
1922 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
1923 armv8->debug_base + CPUV8_DBG_EDESR, edesr);
1924 if (retval != ERROR_OK)
1925 return retval;
1926 }
1927
1928 return ERROR_OK;
1929 }
1930
1931 static int aarch64_assert_reset(struct target *target)
1932 {
1933 struct armv8_common *armv8 = target_to_armv8(target);
1934 enum reset_types reset_config = jtag_get_reset_config();
1935 int retval;
1936
1937 LOG_DEBUG(" ");
1938
1939 /* Issue some kind of warm reset. */
1940 if (target_has_event_action(target, TARGET_EVENT_RESET_ASSERT))
1941 target_handle_event(target, TARGET_EVENT_RESET_ASSERT);
1942 else if (reset_config & RESET_HAS_SRST) {
1943 bool srst_asserted = false;
1944
1945 if (target->reset_halt && !(reset_config & RESET_SRST_PULLS_TRST)) {
1946 if (target_was_examined(target)) {
1947
1948 if (reset_config & RESET_SRST_NO_GATING) {
1949 /*
1950 * SRST needs to be asserted *before* Reset Catch
1951 * debug event can be set up.
1952 */
1953 adapter_assert_reset();
1954 srst_asserted = true;
1955 }
1956
1957 /* make sure to clear all sticky errors */
1958 mem_ap_write_atomic_u32(armv8->debug_ap,
1959 armv8->debug_base + CPUV8_DBG_DRCR, DRCR_CSE);
1960
1961 /* set up Reset Catch debug event to halt the CPU after reset */
1962 retval = aarch64_enable_reset_catch(target, true);
1963 if (retval != ERROR_OK)
1964 LOG_WARNING("%s: Error enabling Reset Catch debug event; the CPU will not halt immediately after reset!",
1965 target_name(target));
1966 } else {
1967 LOG_WARNING("%s: Target not examined, will not halt immediately after reset!",
1968 target_name(target));
1969 }
1970 }
1971
1972 /* REVISIT handle "pulls" cases, if there's
1973 * hardware that needs them to work.
1974 */
1975 if (!srst_asserted)
1976 adapter_assert_reset();
1977 } else {
1978 LOG_ERROR("%s: how to reset?", target_name(target));
1979 return ERROR_FAIL;
1980 }
1981
1982 /* registers are now invalid */
1983 if (target_was_examined(target)) {
1984 register_cache_invalidate(armv8->arm.core_cache);
1985 register_cache_invalidate(armv8->arm.core_cache->next);
1986 }
1987
1988 target->state = TARGET_RESET;
1989
1990 return ERROR_OK;
1991 }
1992
1993 static int aarch64_deassert_reset(struct target *target)
1994 {
1995 int retval;
1996
1997 LOG_DEBUG(" ");
1998
1999 /* be certain SRST is off */
2000 adapter_deassert_reset();
2001
2002 if (!target_was_examined(target))
2003 return ERROR_OK;
2004
2005 retval = aarch64_init_debug_access(target);
2006 if (retval != ERROR_OK)
2007 return retval;
2008
2009 retval = aarch64_poll(target);
2010 if (retval != ERROR_OK)
2011 return retval;
2012
2013 if (target->reset_halt) {
2014 /* clear pending Reset Catch debug event */
2015 retval = aarch64_clear_reset_catch(target);
2016 if (retval != ERROR_OK)
2017 LOG_WARNING("%s: Clearing Reset Catch debug event failed",
2018 target_name(target));
2019
2020 /* disable Reset Catch debug event */
2021 retval = aarch64_enable_reset_catch(target, false);
2022 if (retval != ERROR_OK)
2023 LOG_WARNING("%s: Disabling Reset Catch debug event failed",
2024 target_name(target));
2025
2026 if (target->state != TARGET_HALTED) {
2027 LOG_WARNING("%s: ran after reset and before halt ...",
2028 target_name(target));
2029 if (target_was_examined(target)) {
2030 retval = aarch64_halt_one(target, HALT_LAZY);
2031 if (retval != ERROR_OK)
2032 return retval;
2033 } else {
2034 target->state = TARGET_UNKNOWN;
2035 }
2036 }
2037 }
2038
2039 return ERROR_OK;
2040 }
2041
2042 static int aarch64_write_cpu_memory_slow(struct target *target,
2043 uint32_t size, uint32_t count, const uint8_t *buffer, uint32_t *dscr)
2044 {
2045 struct armv8_common *armv8 = target_to_armv8(target);
2046 struct arm_dpm *dpm = &armv8->dpm;
2047 struct arm *arm = &armv8->arm;
2048 int retval;
2049
2050 armv8_reg_current(arm, 1)->dirty = true;
2051
2052 /* change DCC to normal mode if necessary */
2053 if (*dscr & DSCR_MA) {
2054 *dscr &= ~DSCR_MA;
2055 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
2056 armv8->debug_base + CPUV8_DBG_DSCR, *dscr);
2057 if (retval != ERROR_OK)
2058 return retval;
2059 }
2060
2061 while (count) {
2062 uint32_t data, opcode;
2063
2064 /* write the data to store into DTRRX */
2065 if (size == 1)
2066 data = *buffer;
2067 else if (size == 2)
2068 data = target_buffer_get_u16(target, buffer);
2069 else
2070 data = target_buffer_get_u32(target, buffer);
2071 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
2072 armv8->debug_base + CPUV8_DBG_DTRRX, data);
2073 if (retval != ERROR_OK)
2074 return retval;
2075
2076 if (arm->core_state == ARM_STATE_AARCH64)
2077 retval = dpm->instr_execute(dpm, ARMV8_MRS(SYSTEM_DBG_DTRRX_EL0, 1));
2078 else
2079 retval = dpm->instr_execute(dpm, ARMV4_5_MRC(14, 0, 1, 0, 5, 0));
2080 if (retval != ERROR_OK)
2081 return retval;
2082
2083 if (size == 1)
2084 opcode = armv8_opcode(armv8, ARMV8_OPC_STRB_IP);
2085 else if (size == 2)
2086 opcode = armv8_opcode(armv8, ARMV8_OPC_STRH_IP);
2087 else
2088 opcode = armv8_opcode(armv8, ARMV8_OPC_STRW_IP);
2089 retval = dpm->instr_execute(dpm, opcode);
2090 if (retval != ERROR_OK)
2091 return retval;
2092
2093 /* Advance */
2094 buffer += size;
2095 --count;
2096 }
2097
2098 return ERROR_OK;
2099 }
2100
2101 static int aarch64_write_cpu_memory_fast(struct target *target,
2102 uint32_t count, const uint8_t *buffer, uint32_t *dscr)
2103 {
2104 struct armv8_common *armv8 = target_to_armv8(target);
2105 struct arm *arm = &armv8->arm;
2106 int retval;
2107
2108 armv8_reg_current(arm, 1)->dirty = true;
2109
2110 /* Step 1.d - Change DCC to memory mode */
2111 *dscr |= DSCR_MA;
2112 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
2113 armv8->debug_base + CPUV8_DBG_DSCR, *dscr);
2114 if (retval != ERROR_OK)
2115 return retval;
2116
2117
2118 /* Step 2.a - Do the write */
2119 retval = mem_ap_write_buf_noincr(armv8->debug_ap,
2120 buffer, 4, count, armv8->debug_base + CPUV8_DBG_DTRRX);
2121 if (retval != ERROR_OK)
2122 return retval;
2123
2124 /* Step 3.a - Switch DTR mode back to Normal mode */
2125 *dscr &= ~DSCR_MA;
2126 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
2127 armv8->debug_base + CPUV8_DBG_DSCR, *dscr);
2128 if (retval != ERROR_OK)
2129 return retval;
2130
2131 return ERROR_OK;
2132 }
2133
2134 static int aarch64_write_cpu_memory(struct target *target,
2135 uint64_t address, uint32_t size,
2136 uint32_t count, const uint8_t *buffer)
2137 {
2138 /* write memory through APB-AP */
2139 int retval = ERROR_COMMAND_SYNTAX_ERROR;
2140 struct armv8_common *armv8 = target_to_armv8(target);
2141 struct arm_dpm *dpm = &armv8->dpm;
2142 struct arm *arm = &armv8->arm;
2143 uint32_t dscr;
2144
2145 if (target->state != TARGET_HALTED) {
2146 LOG_WARNING("target not halted");
2147 return ERROR_TARGET_NOT_HALTED;
2148 }
2149
2150 /* Mark register X0 as dirty, as it will be used
2151 * for transferring the data.
2152 * It will be restored automatically when exiting
2153 * debug mode
2154 */
2155 armv8_reg_current(arm, 0)->dirty = true;
2156
2157 /* This algorithm comes from DDI0487A.g, chapter J9.1 */
2158
2159 /* Read DSCR */
2160 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2161 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
2162 if (retval != ERROR_OK)
2163 return retval;
2164
2165 /* Set Normal access mode */
2166 dscr = (dscr & ~DSCR_MA);
2167 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
2168 armv8->debug_base + CPUV8_DBG_DSCR, dscr);
2169 if (retval != ERROR_OK)
2170 return retval;
2171
2172 if (arm->core_state == ARM_STATE_AARCH64) {
2173 /* Write X0 with value 'address' using write procedure */
2174 /* Step 1.a+b - Write the address for read access into DBGDTR_EL0 */
2175 /* Step 1.c - Copy value from DTR to R0 using instruction mrs DBGDTR_EL0, x0 */
2176 retval = dpm->instr_write_data_dcc_64(dpm,
2177 ARMV8_MRS(SYSTEM_DBG_DBGDTR_EL0, 0), address);
2178 } else {
2179 /* Write R0 with value 'address' using write procedure */
2180 /* Step 1.a+b - Write the address for read access into DBGDTRRX */
2181 /* Step 1.c - Copy value from DTR to R0 using instruction mrc DBGDTRTXint, r0 */
2182 retval = dpm->instr_write_data_dcc(dpm,
2183 ARMV4_5_MRC(14, 0, 0, 0, 5, 0), address);
2184 }
2185
2186 if (retval != ERROR_OK)
2187 return retval;
2188
2189 if (size == 4 && (address % 4) == 0)
2190 retval = aarch64_write_cpu_memory_fast(target, count, buffer, &dscr);
2191 else
2192 retval = aarch64_write_cpu_memory_slow(target, size, count, buffer, &dscr);
2193
2194 if (retval != ERROR_OK) {
2195 /* Unset DTR mode */
2196 mem_ap_read_atomic_u32(armv8->debug_ap,
2197 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
2198 dscr &= ~DSCR_MA;
2199 mem_ap_write_atomic_u32(armv8->debug_ap,
2200 armv8->debug_base + CPUV8_DBG_DSCR, dscr);
2201 }
2202
2203 /* Check for sticky abort flags in the DSCR */
2204 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2205 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
2206 if (retval != ERROR_OK)
2207 return retval;
2208
2209 dpm->dscr = dscr;
2210 if (dscr & (DSCR_ERR | DSCR_SYS_ERROR_PEND)) {
2211 /* Abort occurred - clear it and exit */
2212 LOG_ERROR("abort occurred - dscr = 0x%08" PRIx32, dscr);
2213 armv8_dpm_handle_exception(dpm, true);
2214 return ERROR_FAIL;
2215 }
2216
2217 /* Done */
2218 return ERROR_OK;
2219 }
2220
2221 static int aarch64_read_cpu_memory_slow(struct target *target,
2222 uint32_t size, uint32_t count, uint8_t *buffer, uint32_t *dscr)
2223 {
2224 struct armv8_common *armv8 = target_to_armv8(target);
2225 struct arm_dpm *dpm = &armv8->dpm;
2226 struct arm *arm = &armv8->arm;
2227 int retval;
2228
2229 armv8_reg_current(arm, 1)->dirty = true;
2230
2231 /* change DCC to normal mode (if necessary) */
2232 if (*dscr & DSCR_MA) {
2233 *dscr &= DSCR_MA;
2234 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
2235 armv8->debug_base + CPUV8_DBG_DSCR, *dscr);
2236 if (retval != ERROR_OK)
2237 return retval;
2238 }
2239
2240 while (count) {
2241 uint32_t opcode, data;
2242
2243 if (size == 1)
2244 opcode = armv8_opcode(armv8, ARMV8_OPC_LDRB_IP);
2245 else if (size == 2)
2246 opcode = armv8_opcode(armv8, ARMV8_OPC_LDRH_IP);
2247 else
2248 opcode = armv8_opcode(armv8, ARMV8_OPC_LDRW_IP);
2249 retval = dpm->instr_execute(dpm, opcode);
2250 if (retval != ERROR_OK)
2251 return retval;
2252
2253 if (arm->core_state == ARM_STATE_AARCH64)
2254 retval = dpm->instr_execute(dpm, ARMV8_MSR_GP(SYSTEM_DBG_DTRTX_EL0, 1));
2255 else
2256 retval = dpm->instr_execute(dpm, ARMV4_5_MCR(14, 0, 1, 0, 5, 0));
2257 if (retval != ERROR_OK)
2258 return retval;
2259
2260 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2261 armv8->debug_base + CPUV8_DBG_DTRTX, &data);
2262 if (retval != ERROR_OK)
2263 return retval;
2264
2265 if (size == 1)
2266 *buffer = (uint8_t)data;
2267 else if (size == 2)
2268 target_buffer_set_u16(target, buffer, (uint16_t)data);
2269 else
2270 target_buffer_set_u32(target, buffer, data);
2271
2272 /* Advance */
2273 buffer += size;
2274 --count;
2275 }
2276
2277 return ERROR_OK;
2278 }
2279
2280 static int aarch64_read_cpu_memory_fast(struct target *target,
2281 uint32_t count, uint8_t *buffer, uint32_t *dscr)
2282 {
2283 struct armv8_common *armv8 = target_to_armv8(target);
2284 struct arm_dpm *dpm = &armv8->dpm;
2285 struct arm *arm = &armv8->arm;
2286 int retval;
2287 uint32_t value;
2288
2289 /* Mark X1 as dirty */
2290 armv8_reg_current(arm, 1)->dirty = true;
2291
2292 if (arm->core_state == ARM_STATE_AARCH64) {
2293 /* Step 1.d - Dummy operation to ensure EDSCR.Txfull == 1 */
2294 retval = dpm->instr_execute(dpm, ARMV8_MSR_GP(SYSTEM_DBG_DBGDTR_EL0, 0));
2295 } else {
2296 /* Step 1.d - Dummy operation to ensure EDSCR.Txfull == 1 */
2297 retval = dpm->instr_execute(dpm, ARMV4_5_MCR(14, 0, 0, 0, 5, 0));
2298 }
2299
2300 if (retval != ERROR_OK)
2301 return retval;
2302
2303 /* Step 1.e - Change DCC to memory mode */
2304 *dscr |= DSCR_MA;
2305 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
2306 armv8->debug_base + CPUV8_DBG_DSCR, *dscr);
2307 if (retval != ERROR_OK)
2308 return retval;
2309
2310 /* Step 1.f - read DBGDTRTX and discard the value */
2311 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2312 armv8->debug_base + CPUV8_DBG_DTRTX, &value);
2313 if (retval != ERROR_OK)
2314 return retval;
2315
2316 count--;
2317 /* Read the data - Each read of the DTRTX register causes the instruction to be reissued
2318 * Abort flags are sticky, so can be read at end of transactions
2319 *
2320 * This data is read in aligned to 32 bit boundary.
2321 */
2322
2323 if (count) {
2324 /* Step 2.a - Loop n-1 times, each read of DBGDTRTX reads the data from [X0] and
2325 * increments X0 by 4. */
2326 retval = mem_ap_read_buf_noincr(armv8->debug_ap, buffer, 4, count,
2327 armv8->debug_base + CPUV8_DBG_DTRTX);
2328 if (retval != ERROR_OK)
2329 return retval;
2330 }
2331
2332 /* Step 3.a - set DTR access mode back to Normal mode */
2333 *dscr &= ~DSCR_MA;
2334 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
2335 armv8->debug_base + CPUV8_DBG_DSCR, *dscr);
2336 if (retval != ERROR_OK)
2337 return retval;
2338
2339 /* Step 3.b - read DBGDTRTX for the final value */
2340 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2341 armv8->debug_base + CPUV8_DBG_DTRTX, &value);
2342 if (retval != ERROR_OK)
2343 return retval;
2344
2345 target_buffer_set_u32(target, buffer + count * 4, value);
2346 return retval;
2347 }
2348
2349 static int aarch64_read_cpu_memory(struct target *target,
2350 target_addr_t address, uint32_t size,
2351 uint32_t count, uint8_t *buffer)
2352 {
2353 /* read memory through APB-AP */
2354 int retval = ERROR_COMMAND_SYNTAX_ERROR;
2355 struct armv8_common *armv8 = target_to_armv8(target);
2356 struct arm_dpm *dpm = &armv8->dpm;
2357 struct arm *arm = &armv8->arm;
2358 uint32_t dscr;
2359
2360 LOG_DEBUG("Reading CPU memory address 0x%016" PRIx64 " size %" PRIu32 " count %" PRIu32,
2361 address, size, count);
2362
2363 if (target->state != TARGET_HALTED) {
2364 LOG_WARNING("target not halted");
2365 return ERROR_TARGET_NOT_HALTED;
2366 }
2367
2368 /* Mark register X0 as dirty, as it will be used
2369 * for transferring the data.
2370 * It will be restored automatically when exiting
2371 * debug mode
2372 */
2373 armv8_reg_current(arm, 0)->dirty = true;
2374
2375 /* Read DSCR */
2376 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2377 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
2378 if (retval != ERROR_OK)
2379 return retval;
2380
2381 /* This algorithm comes from DDI0487A.g, chapter J9.1 */
2382
2383 /* Set Normal access mode */
2384 dscr &= ~DSCR_MA;
2385 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
2386 armv8->debug_base + CPUV8_DBG_DSCR, dscr);
2387 if (retval != ERROR_OK)
2388 return retval;
2389
2390 if (arm->core_state == ARM_STATE_AARCH64) {
2391 /* Write X0 with value 'address' using write procedure */
2392 /* Step 1.a+b - Write the address for read access into DBGDTR_EL0 */
2393 /* Step 1.c - Copy value from DTR to R0 using instruction mrs DBGDTR_EL0, x0 */
2394 retval = dpm->instr_write_data_dcc_64(dpm,
2395 ARMV8_MRS(SYSTEM_DBG_DBGDTR_EL0, 0), address);
2396 } else {
2397 /* Write R0 with value 'address' using write procedure */
2398 /* Step 1.a+b - Write the address for read access into DBGDTRRXint */
2399 /* Step 1.c - Copy value from DTR to R0 using instruction mrc DBGDTRTXint, r0 */
2400 retval = dpm->instr_write_data_dcc(dpm,
2401 ARMV4_5_MRC(14, 0, 0, 0, 5, 0), address);
2402 }
2403
2404 if (retval != ERROR_OK)
2405 return retval;
2406
2407 if (size == 4 && (address % 4) == 0)
2408 retval = aarch64_read_cpu_memory_fast(target, count, buffer, &dscr);
2409 else
2410 retval = aarch64_read_cpu_memory_slow(target, size, count, buffer, &dscr);
2411
2412 if (dscr & DSCR_MA) {
2413 dscr &= ~DSCR_MA;
2414 mem_ap_write_atomic_u32(armv8->debug_ap,
2415 armv8->debug_base + CPUV8_DBG_DSCR, dscr);
2416 }
2417
2418 if (retval != ERROR_OK)
2419 return retval;
2420
2421 /* Check for sticky abort flags in the DSCR */
2422 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2423 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
2424 if (retval != ERROR_OK)
2425 return retval;
2426
2427 dpm->dscr = dscr;
2428
2429 if (dscr & (DSCR_ERR | DSCR_SYS_ERROR_PEND)) {
2430 /* Abort occurred - clear it and exit */
2431 LOG_ERROR("abort occurred - dscr = 0x%08" PRIx32, dscr);
2432 armv8_dpm_handle_exception(dpm, true);
2433 return ERROR_FAIL;
2434 }
2435
2436 /* Done */
2437 return ERROR_OK;
2438 }
2439
2440 static int aarch64_read_phys_memory(struct target *target,
2441 target_addr_t address, uint32_t size,
2442 uint32_t count, uint8_t *buffer)
2443 {
2444 int retval = ERROR_COMMAND_SYNTAX_ERROR;
2445
2446 if (count && buffer) {
2447 /* read memory through APB-AP */
2448 retval = aarch64_mmu_modify(target, 0);
2449 if (retval != ERROR_OK)
2450 return retval;
2451 retval = aarch64_read_cpu_memory(target, address, size, count, buffer);
2452 }
2453 return retval;
2454 }
2455
2456 static int aarch64_read_memory(struct target *target, target_addr_t address,
2457 uint32_t size, uint32_t count, uint8_t *buffer)
2458 {
2459 int mmu_enabled = 0;
2460 int retval;
2461
2462 /* determine if MMU was enabled on target stop */
2463 retval = aarch64_mmu(target, &mmu_enabled);
2464 if (retval != ERROR_OK)
2465 return retval;
2466
2467 if (mmu_enabled) {
2468 /* enable MMU as we could have disabled it for phys access */
2469 retval = aarch64_mmu_modify(target, 1);
2470 if (retval != ERROR_OK)
2471 return retval;
2472 }
2473 return aarch64_read_cpu_memory(target, address, size, count, buffer);
2474 }
2475
2476 static int aarch64_write_phys_memory(struct target *target,
2477 target_addr_t address, uint32_t size,
2478 uint32_t count, const uint8_t *buffer)
2479 {
2480 int retval = ERROR_COMMAND_SYNTAX_ERROR;
2481
2482 if (count && buffer) {
2483 /* write memory through APB-AP */
2484 retval = aarch64_mmu_modify(target, 0);
2485 if (retval != ERROR_OK)
2486 return retval;
2487 return aarch64_write_cpu_memory(target, address, size, count, buffer);
2488 }
2489
2490 return retval;
2491 }
2492
2493 static int aarch64_write_memory(struct target *target, target_addr_t address,
2494 uint32_t size, uint32_t count, const uint8_t *buffer)
2495 {
2496 int mmu_enabled = 0;
2497 int retval;
2498
2499 /* determine if MMU was enabled on target stop */
2500 retval = aarch64_mmu(target, &mmu_enabled);
2501 if (retval != ERROR_OK)
2502 return retval;
2503
2504 if (mmu_enabled) {
2505 /* enable MMU as we could have disabled it for phys access */
2506 retval = aarch64_mmu_modify(target, 1);
2507 if (retval != ERROR_OK)
2508 return retval;
2509 }
2510 return aarch64_write_cpu_memory(target, address, size, count, buffer);
2511 }
2512
2513 static int aarch64_handle_target_request(void *priv)
2514 {
2515 struct target *target = priv;
2516 struct armv8_common *armv8 = target_to_armv8(target);
2517 int retval;
2518
2519 if (!target_was_examined(target))
2520 return ERROR_OK;
2521 if (!target->dbg_msg_enabled)
2522 return ERROR_OK;
2523
2524 if (target->state == TARGET_RUNNING) {
2525 uint32_t request;
2526 uint32_t dscr;
2527 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2528 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
2529
2530 /* check if we have data */
2531 while ((dscr & DSCR_DTR_TX_FULL) && (retval == ERROR_OK)) {
2532 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2533 armv8->debug_base + CPUV8_DBG_DTRTX, &request);
2534 if (retval == ERROR_OK) {
2535 target_request(target, request);
2536 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2537 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
2538 }
2539 }
2540 }
2541
2542 return ERROR_OK;
2543 }
2544
2545 static int aarch64_examine_first(struct target *target)
2546 {
2547 struct aarch64_common *aarch64 = target_to_aarch64(target);
2548 struct armv8_common *armv8 = &aarch64->armv8_common;
2549 struct adiv5_dap *swjdp = armv8->arm.dap;
2550 struct aarch64_private_config *pc = target->private_config;
2551 int i;
2552 int retval = ERROR_OK;
2553 uint64_t debug, ttypr;
2554 uint32_t cpuid;
2555 uint32_t tmp0, tmp1, tmp2, tmp3;
2556 debug = ttypr = cpuid = 0;
2557
2558 if (!pc)
2559 return ERROR_FAIL;
2560
2561 if (armv8->debug_ap) {
2562 dap_put_ap(armv8->debug_ap);
2563 armv8->debug_ap = NULL;
2564 }
2565
2566 if (pc->adiv5_config.ap_num == DP_APSEL_INVALID) {
2567 /* Search for the APB-AB */
2568 retval = dap_find_get_ap(swjdp, AP_TYPE_APB_AP, &armv8->debug_ap);
2569 if (retval != ERROR_OK) {
2570 LOG_ERROR("Could not find APB-AP for debug access");
2571 return retval;
2572 }
2573 } else {
2574 armv8->debug_ap = dap_get_ap(swjdp, pc->adiv5_config.ap_num);
2575 if (!armv8->debug_ap) {
2576 LOG_ERROR("Cannot get AP");
2577 return ERROR_FAIL;
2578 }
2579 }
2580
2581 retval = mem_ap_init(armv8->debug_ap);
2582 if (retval != ERROR_OK) {
2583 LOG_ERROR("Could not initialize the APB-AP");
2584 return retval;
2585 }
2586
2587 armv8->debug_ap->memaccess_tck = 10;
2588
2589 if (!target->dbgbase_set) {
2590 /* Lookup Processor DAP */
2591 retval = dap_lookup_cs_component(armv8->debug_ap, ARM_CS_C9_DEVTYPE_CORE_DEBUG,
2592 &armv8->debug_base, target->coreid);
2593 if (retval != ERROR_OK)
2594 return retval;
2595 LOG_DEBUG("Detected core %" PRId32 " dbgbase: " TARGET_ADDR_FMT,
2596 target->coreid, armv8->debug_base);
2597 } else
2598 armv8->debug_base = target->dbgbase;
2599
2600 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
2601 armv8->debug_base + CPUV8_DBG_OSLAR, 0);
2602 if (retval != ERROR_OK) {
2603 LOG_DEBUG("Examine %s failed", "oslock");
2604 return retval;
2605 }
2606
2607 retval = mem_ap_read_u32(armv8->debug_ap,
2608 armv8->debug_base + CPUV8_DBG_MAINID0, &cpuid);
2609 if (retval != ERROR_OK) {
2610 LOG_DEBUG("Examine %s failed", "CPUID");
2611 return retval;
2612 }
2613
2614 retval = mem_ap_read_u32(armv8->debug_ap,
2615 armv8->debug_base + CPUV8_DBG_MEMFEATURE0, &tmp0);
2616 retval += mem_ap_read_u32(armv8->debug_ap,
2617 armv8->debug_base + CPUV8_DBG_MEMFEATURE0 + 4, &tmp1);
2618 if (retval != ERROR_OK) {
2619 LOG_DEBUG("Examine %s failed", "Memory Model Type");
2620 return retval;
2621 }
2622 retval = mem_ap_read_u32(armv8->debug_ap,
2623 armv8->debug_base + CPUV8_DBG_DBGFEATURE0, &tmp2);
2624 retval += mem_ap_read_u32(armv8->debug_ap,
2625 armv8->debug_base + CPUV8_DBG_DBGFEATURE0 + 4, &tmp3);
2626 if (retval != ERROR_OK) {
2627 LOG_DEBUG("Examine %s failed", "ID_AA64DFR0_EL1");
2628 return retval;
2629 }
2630
2631 retval = dap_run(armv8->debug_ap->dap);
2632 if (retval != ERROR_OK) {
2633 LOG_ERROR("%s: examination failed\n", target_name(target));
2634 return retval;
2635 }
2636
2637 ttypr |= tmp1;
2638 ttypr = (ttypr << 32) | tmp0;
2639 debug |= tmp3;
2640 debug = (debug << 32) | tmp2;
2641
2642 LOG_DEBUG("cpuid = 0x%08" PRIx32, cpuid);
2643 LOG_DEBUG("ttypr = 0x%08" PRIx64, ttypr);
2644 LOG_DEBUG("debug = 0x%08" PRIx64, debug);
2645
2646 if (!pc->cti) {
2647 LOG_TARGET_ERROR(target, "CTI not specified");
2648 return ERROR_FAIL;
2649 }
2650
2651 armv8->cti = pc->cti;
2652
2653 retval = aarch64_dpm_setup(aarch64, debug);
2654 if (retval != ERROR_OK)
2655 return retval;
2656
2657 /* Setup Breakpoint Register Pairs */
2658 aarch64->brp_num = (uint32_t)((debug >> 12) & 0x0F) + 1;
2659 aarch64->brp_num_context = (uint32_t)((debug >> 28) & 0x0F) + 1;
2660 aarch64->brp_num_available = aarch64->brp_num;
2661 aarch64->brp_list = calloc(aarch64->brp_num, sizeof(struct aarch64_brp));
2662 for (i = 0; i < aarch64->brp_num; i++) {
2663 aarch64->brp_list[i].used = 0;
2664 if (i < (aarch64->brp_num-aarch64->brp_num_context))
2665 aarch64->brp_list[i].type = BRP_NORMAL;
2666 else
2667 aarch64->brp_list[i].type = BRP_CONTEXT;
2668 aarch64->brp_list[i].value = 0;
2669 aarch64->brp_list[i].control = 0;
2670 aarch64->brp_list[i].brpn = i;
2671 }
2672
2673 /* Setup Watchpoint Register Pairs */
2674 aarch64->wp_num = (uint32_t)((debug >> 20) & 0x0F) + 1;
2675 aarch64->wp_num_available = aarch64->wp_num;
2676 aarch64->wp_list = calloc(aarch64->wp_num, sizeof(struct aarch64_brp));
2677 for (i = 0; i < aarch64->wp_num; i++) {
2678 aarch64->wp_list[i].used = 0;
2679 aarch64->wp_list[i].type = BRP_NORMAL;
2680 aarch64->wp_list[i].value = 0;
2681 aarch64->wp_list[i].control = 0;
2682 aarch64->wp_list[i].brpn = i;
2683 }
2684
2685 LOG_DEBUG("Configured %i hw breakpoints, %i watchpoints",
2686 aarch64->brp_num, aarch64->wp_num);
2687
2688 target->state = TARGET_UNKNOWN;
2689 target->debug_reason = DBG_REASON_NOTHALTED;
2690 aarch64->isrmasking_mode = AARCH64_ISRMASK_ON;
2691 target_set_examined(target);
2692 return ERROR_OK;
2693 }
2694
2695 static int aarch64_examine(struct target *target)
2696 {
2697 int retval = ERROR_OK;
2698
2699 /* don't re-probe hardware after each reset */
2700 if (!target_was_examined(target))
2701 retval = aarch64_examine_first(target);
2702
2703 /* Configure core debug access */
2704 if (retval == ERROR_OK)
2705 retval = aarch64_init_debug_access(target);
2706
2707 return retval;
2708 }
2709
2710 /*
2711 * Cortex-A8 target creation and initialization
2712 */
2713
2714 static int aarch64_init_target(struct command_context *cmd_ctx,
2715 struct target *target)
2716 {
2717 /* examine_first() does a bunch of this */
2718 arm_semihosting_init(target);
2719 return ERROR_OK;
2720 }
2721
2722 static int aarch64_init_arch_info(struct target *target,
2723 struct aarch64_common *aarch64, struct adiv5_dap *dap)
2724 {
2725 struct armv8_common *armv8 = &aarch64->armv8_common;
2726
2727 /* Setup struct aarch64_common */
2728 aarch64->common_magic = AARCH64_COMMON_MAGIC;
2729 armv8->arm.dap = dap;
2730
2731 /* register arch-specific functions */
2732 armv8->examine_debug_reason = NULL;
2733 armv8->post_debug_entry = aarch64_post_debug_entry;
2734 armv8->pre_restore_context = NULL;
2735 armv8->armv8_mmu.read_physical_memory = aarch64_read_phys_memory;
2736
2737 armv8_init_arch_info(target, armv8);
2738 target_register_timer_callback(aarch64_handle_target_request, 1,
2739 TARGET_TIMER_TYPE_PERIODIC, target);
2740
2741 return ERROR_OK;
2742 }
2743
2744 static int aarch64_target_create(struct target *target, Jim_Interp *interp)
2745 {
2746 struct aarch64_private_config *pc = target->private_config;
2747 struct aarch64_common *aarch64;
2748
2749 if (adiv5_verify_config(&pc->adiv5_config) != ERROR_OK)
2750 return ERROR_FAIL;
2751
2752 aarch64 = calloc(1, sizeof(struct aarch64_common));
2753 if (!aarch64) {
2754 LOG_ERROR("Out of memory");
2755 return ERROR_FAIL;
2756 }
2757
2758 return aarch64_init_arch_info(target, aarch64, pc->adiv5_config.dap);
2759 }
2760
2761 static void aarch64_deinit_target(struct target *target)
2762 {
2763 struct aarch64_common *aarch64 = target_to_aarch64(target);
2764 struct armv8_common *armv8 = &aarch64->armv8_common;
2765 struct arm_dpm *dpm = &armv8->dpm;
2766
2767 if (armv8->debug_ap)
2768 dap_put_ap(armv8->debug_ap);
2769
2770 armv8_free_reg_cache(target);
2771 free(aarch64->brp_list);
2772 free(dpm->dbp);
2773 free(dpm->dwp);
2774 free(target->private_config);
2775 free(aarch64);
2776 }
2777
2778 static int aarch64_mmu(struct target *target, int *enabled)
2779 {
2780 if (target->state != TARGET_HALTED) {
2781 LOG_ERROR("%s: target %s not halted", __func__, target_name(target));
2782 return ERROR_TARGET_INVALID;
2783 }
2784
2785 *enabled = target_to_aarch64(target)->armv8_common.armv8_mmu.mmu_enabled;
2786 return ERROR_OK;
2787 }
2788
2789 static int aarch64_virt2phys(struct target *target, target_addr_t virt,
2790 target_addr_t *phys)
2791 {
2792 return armv8_mmu_translate_va_pa(target, virt, phys, 1);
2793 }
2794
2795 /*
2796 * private target configuration items
2797 */
2798 enum aarch64_cfg_param {
2799 CFG_CTI,
2800 };
2801
2802 static const struct jim_nvp nvp_config_opts[] = {
2803 { .name = "-cti", .value = CFG_CTI },
2804 { .name = NULL, .value = -1 }
2805 };
2806
2807 static int aarch64_jim_configure(struct target *target, struct jim_getopt_info *goi)
2808 {
2809 struct aarch64_private_config *pc;
2810 struct jim_nvp *n;
2811 int e;
2812
2813 pc = (struct aarch64_private_config *)target->private_config;
2814 if (!pc) {
2815 pc = calloc(1, sizeof(struct aarch64_private_config));
2816 pc->adiv5_config.ap_num = DP_APSEL_INVALID;
2817 target->private_config = pc;
2818 }
2819
2820 /*
2821 * Call adiv5_jim_configure() to parse the common DAP options
2822 * It will return JIM_CONTINUE if it didn't find any known
2823 * options, JIM_OK if it correctly parsed the topmost option
2824 * and JIM_ERR if an error occurred during parameter evaluation.
2825 * For JIM_CONTINUE, we check our own params.
2826 *
2827 * adiv5_jim_configure() assumes 'private_config' to point to
2828 * 'struct adiv5_private_config'. Override 'private_config'!
2829 */
2830 target->private_config = &pc->adiv5_config;
2831 e = adiv5_jim_configure(target, goi);
2832 target->private_config = pc;
2833 if (e != JIM_CONTINUE)
2834 return e;
2835
2836 /* parse config or cget options ... */
2837 if (goi->argc > 0) {
2838 Jim_SetEmptyResult(goi->interp);
2839
2840 /* check first if topmost item is for us */
2841 e = jim_nvp_name2value_obj(goi->interp, nvp_config_opts,
2842 goi->argv[0], &n);
2843 if (e != JIM_OK)
2844 return JIM_CONTINUE;
2845
2846 e = jim_getopt_obj(goi, NULL);
2847 if (e != JIM_OK)
2848 return e;
2849
2850 switch (n->value) {
2851 case CFG_CTI: {
2852 if (goi->isconfigure) {
2853 Jim_Obj *o_cti;
2854 struct arm_cti *cti;
2855 e = jim_getopt_obj(goi, &o_cti);
2856 if (e != JIM_OK)
2857 return e;
2858 cti = cti_instance_by_jim_obj(goi->interp, o_cti);
2859 if (!cti) {
2860 Jim_SetResultString(goi->interp, "CTI name invalid!", -1);
2861 return JIM_ERR;
2862 }
2863 pc->cti = cti;
2864 } else {
2865 if (goi->argc != 0) {
2866 Jim_WrongNumArgs(goi->interp,
2867 goi->argc, goi->argv,
2868 "NO PARAMS");
2869 return JIM_ERR;
2870 }
2871
2872 if (!pc || !pc->cti) {
2873 Jim_SetResultString(goi->interp, "CTI not configured", -1);
2874 return JIM_ERR;
2875 }
2876 Jim_SetResultString(goi->interp, arm_cti_name(pc->cti), -1);
2877 }
2878 break;
2879 }
2880
2881 default:
2882 return JIM_CONTINUE;
2883 }
2884 }
2885
2886 return JIM_OK;
2887 }
2888
2889 COMMAND_HANDLER(aarch64_handle_cache_info_command)
2890 {
2891 struct target *target = get_current_target(CMD_CTX);
2892 struct armv8_common *armv8 = target_to_armv8(target);
2893
2894 return armv8_handle_cache_info_command(CMD,
2895 &armv8->armv8_mmu.armv8_cache);
2896 }
2897
2898 COMMAND_HANDLER(aarch64_handle_dbginit_command)
2899 {
2900 struct target *target = get_current_target(CMD_CTX);
2901 if (!target_was_examined(target)) {
2902 LOG_ERROR("target not examined yet");
2903 return ERROR_FAIL;
2904 }
2905
2906 return aarch64_init_debug_access(target);
2907 }
2908
2909 COMMAND_HANDLER(aarch64_handle_disassemble_command)
2910 {
2911 struct target *target = get_current_target(CMD_CTX);
2912
2913 if (!target) {
2914 LOG_ERROR("No target selected");
2915 return ERROR_FAIL;
2916 }
2917
2918 struct aarch64_common *aarch64 = target_to_aarch64(target);
2919
2920 if (aarch64->common_magic != AARCH64_COMMON_MAGIC) {
2921 command_print(CMD, "current target isn't an AArch64");
2922 return ERROR_FAIL;
2923 }
2924
2925 int count = 1;
2926 target_addr_t address;
2927
2928 switch (CMD_ARGC) {
2929 case 2:
2930 COMMAND_PARSE_NUMBER(int, CMD_ARGV[1], count);
2931 /* FALL THROUGH */
2932 case 1:
2933 COMMAND_PARSE_ADDRESS(CMD_ARGV[0], address);
2934 break;
2935 default:
2936 return ERROR_COMMAND_SYNTAX_ERROR;
2937 }
2938
2939 return a64_disassemble(CMD, target, address, count);
2940 }
2941
2942 COMMAND_HANDLER(aarch64_mask_interrupts_command)
2943 {
2944 struct target *target = get_current_target(CMD_CTX);
2945 struct aarch64_common *aarch64 = target_to_aarch64(target);
2946
2947 static const struct jim_nvp nvp_maskisr_modes[] = {
2948 { .name = "off", .value = AARCH64_ISRMASK_OFF },
2949 { .name = "on", .value = AARCH64_ISRMASK_ON },
2950 { .name = NULL, .value = -1 },
2951 };
2952 const struct jim_nvp *n;
2953
2954 if (CMD_ARGC > 0) {
2955 n = jim_nvp_name2value_simple(nvp_maskisr_modes, CMD_ARGV[0]);
2956 if (!n->name) {
2957 LOG_ERROR("Unknown parameter: %s - should be off or on", CMD_ARGV[0]);
2958 return ERROR_COMMAND_SYNTAX_ERROR;
2959 }
2960
2961 aarch64->isrmasking_mode = n->value;
2962 }
2963
2964 n = jim_nvp_value2name_simple(nvp_maskisr_modes, aarch64->isrmasking_mode);
2965 command_print(CMD, "aarch64 interrupt mask %s", n->name);
2966
2967 return ERROR_OK;
2968 }
2969
2970 static int jim_mcrmrc(Jim_Interp *interp, int argc, Jim_Obj * const *argv)
2971 {
2972 struct command *c = jim_to_command(interp);
2973 struct command_context *context;
2974 struct target *target;
2975 struct arm *arm;
2976 int retval;
2977 bool is_mcr = false;
2978 int arg_cnt = 0;
2979
2980 if (!strcmp(c->name, "mcr")) {
2981 is_mcr = true;
2982 arg_cnt = 7;
2983 } else {
2984 arg_cnt = 6;
2985 }
2986
2987 context = current_command_context(interp);
2988 assert(context);
2989
2990 target = get_current_target(context);
2991 if (!target) {
2992 LOG_ERROR("%s: no current target", __func__);
2993 return JIM_ERR;
2994 }
2995 if (!target_was_examined(target)) {
2996 LOG_ERROR("%s: not yet examined", target_name(target));
2997 return JIM_ERR;
2998 }
2999
3000 arm = target_to_arm(target);
3001 if (!is_arm(arm)) {
3002 LOG_ERROR("%s: not an ARM", target_name(target));
3003 return JIM_ERR;
3004 }
3005
3006 if (target->state != TARGET_HALTED)
3007 return ERROR_TARGET_NOT_HALTED;
3008
3009 if (arm->core_state == ARM_STATE_AARCH64) {
3010 LOG_ERROR("%s: not 32-bit arm target", target_name(target));
3011 return JIM_ERR;
3012 }
3013
3014 if (argc != arg_cnt) {
3015 LOG_ERROR("%s: wrong number of arguments", __func__);
3016 return JIM_ERR;
3017 }
3018
3019 int cpnum;
3020 uint32_t op1;
3021 uint32_t op2;
3022 uint32_t crn;
3023 uint32_t crm;
3024 uint32_t value;
3025 long l;
3026
3027 /* NOTE: parameter sequence matches ARM instruction set usage:
3028 * MCR pNUM, op1, rX, CRn, CRm, op2 ; write CP from rX
3029 * MRC pNUM, op1, rX, CRn, CRm, op2 ; read CP into rX
3030 * The "rX" is necessarily omitted; it uses Tcl mechanisms.
3031 */
3032 retval = Jim_GetLong(interp, argv[1], &l);
3033 if (retval != JIM_OK)
3034 return retval;
3035 if (l & ~0xf) {
3036 LOG_ERROR("%s: %s %d out of range", __func__,
3037 "coprocessor", (int) l);
3038 return JIM_ERR;
3039 }
3040 cpnum = l;
3041
3042 retval = Jim_GetLong(interp, argv[2], &l);
3043 if (retval != JIM_OK)
3044 return retval;
3045 if (l & ~0x7) {
3046 LOG_ERROR("%s: %s %d out of range", __func__,
3047 "op1", (int) l);
3048 return JIM_ERR;
3049 }
3050 op1 = l;
3051
3052 retval = Jim_GetLong(interp, argv[3], &l);
3053 if (retval != JIM_OK)
3054 return retval;
3055 if (l & ~0xf) {
3056 LOG_ERROR("%s: %s %d out of range", __func__,
3057 "CRn", (int) l);
3058 return JIM_ERR;
3059 }
3060 crn = l;
3061
3062 retval = Jim_GetLong(interp, argv[4], &l);
3063 if (retval != JIM_OK)
3064 return retval;
3065 if (l & ~0xf) {
3066 LOG_ERROR("%s: %s %d out of range", __func__,
3067 "CRm", (int) l);
3068 return JIM_ERR;
3069 }
3070 crm = l;
3071
3072 retval = Jim_GetLong(interp, argv[5], &l);
3073 if (retval != JIM_OK)
3074 return retval;
3075 if (l & ~0x7) {
3076 LOG_ERROR("%s: %s %d out of range", __func__,
3077 "op2", (int) l);
3078 return JIM_ERR;
3079 }
3080 op2 = l;
3081
3082 value = 0;
3083
3084 if (is_mcr == true) {
3085 retval = Jim_GetLong(interp, argv[6], &l);
3086 if (retval != JIM_OK)
3087 return retval;
3088 value = l;
3089
3090 /* NOTE: parameters reordered! */
3091 /* ARMV4_5_MCR(cpnum, op1, 0, crn, crm, op2) */
3092 retval = arm->mcr(target, cpnum, op1, op2, crn, crm, value);
3093 if (retval != ERROR_OK)
3094 return JIM_ERR;
3095 } else {
3096 /* NOTE: parameters reordered! */
3097 /* ARMV4_5_MRC(cpnum, op1, 0, crn, crm, op2) */
3098 retval = arm->mrc(target, cpnum, op1, op2, crn, crm, &value);
3099 if (retval != ERROR_OK)
3100 return JIM_ERR;
3101
3102 Jim_SetResult(interp, Jim_NewIntObj(interp, value));
3103 }
3104
3105 return JIM_OK;
3106 }
3107
3108 static const struct command_registration aarch64_exec_command_handlers[] = {
3109 {
3110 .name = "cache_info",
3111 .handler = aarch64_handle_cache_info_command,
3112 .mode = COMMAND_EXEC,
3113 .help = "display information about target caches",
3114 .usage = "",
3115 },
3116 {
3117 .name = "dbginit",
3118 .handler = aarch64_handle_dbginit_command,
3119 .mode = COMMAND_EXEC,
3120 .help = "Initialize core debug",
3121 .usage = "",
3122 },
3123 {
3124 .name = "disassemble",
3125 .handler = aarch64_handle_disassemble_command,
3126 .mode = COMMAND_EXEC,
3127 .help = "Disassemble instructions",
3128 .usage = "address [count]",
3129 },
3130 {
3131 .name = "maskisr",
3132 .handler = aarch64_mask_interrupts_command,
3133 .mode = COMMAND_ANY,
3134 .help = "mask aarch64 interrupts during single-step",
3135 .usage = "['on'|'off']",
3136 },
3137 {
3138 .name = "mcr",
3139 .mode = COMMAND_EXEC,
3140 .jim_handler = jim_mcrmrc,
3141 .help = "write coprocessor register",
3142 .usage = "cpnum op1 CRn CRm op2 value",
3143 },
3144 {
3145 .name = "mrc",
3146 .mode = COMMAND_EXEC,
3147 .jim_handler = jim_mcrmrc,
3148 .help = "read coprocessor register",
3149 .usage = "cpnum op1 CRn CRm op2",
3150 },
3151 {
3152 .chain = smp_command_handlers,
3153 },
3154
3155
3156 COMMAND_REGISTRATION_DONE
3157 };
3158
3159 extern const struct command_registration semihosting_common_handlers[];
3160
3161 static const struct command_registration aarch64_command_handlers[] = {
3162 {
3163 .name = "arm",
3164 .mode = COMMAND_ANY,
3165 .help = "ARM Command Group",
3166 .usage = "",
3167 .chain = semihosting_common_handlers
3168 },
3169 {
3170 .chain = armv8_command_handlers,
3171 },
3172 {
3173 .name = "aarch64",
3174 .mode = COMMAND_ANY,
3175 .help = "Aarch64 command group",
3176 .usage = "",
3177 .chain = aarch64_exec_command_handlers,
3178 },
3179 COMMAND_REGISTRATION_DONE
3180 };
3181
3182 struct target_type aarch64_target = {
3183 .name = "aarch64",
3184
3185 .poll = aarch64_poll,
3186 .arch_state = armv8_arch_state,
3187
3188 .halt = aarch64_halt,
3189 .resume = aarch64_resume,
3190 .step = aarch64_step,
3191
3192 .assert_reset = aarch64_assert_reset,
3193 .deassert_reset = aarch64_deassert_reset,
3194
3195 /* REVISIT allow exporting VFP3 registers ... */
3196 .get_gdb_arch = armv8_get_gdb_arch,
3197 .get_gdb_reg_list = armv8_get_gdb_reg_list,
3198
3199 .read_memory = aarch64_read_memory,
3200 .write_memory = aarch64_write_memory,
3201
3202 .add_breakpoint = aarch64_add_breakpoint,
3203 .add_context_breakpoint = aarch64_add_context_breakpoint,
3204 .add_hybrid_breakpoint = aarch64_add_hybrid_breakpoint,
3205 .remove_breakpoint = aarch64_remove_breakpoint,
3206 .add_watchpoint = aarch64_add_watchpoint,
3207 .remove_watchpoint = aarch64_remove_watchpoint,
3208 .hit_watchpoint = aarch64_hit_watchpoint,
3209
3210 .commands = aarch64_command_handlers,
3211 .target_create = aarch64_target_create,
3212 .target_jim_configure = aarch64_jim_configure,
3213 .init_target = aarch64_init_target,
3214 .deinit_target = aarch64_deinit_target,
3215 .examine = aarch64_examine,
3216
3217 .read_phys_memory = aarch64_read_phys_memory,
3218 .write_phys_memory = aarch64_write_phys_memory,
3219 .mmu = aarch64_mmu,
3220 .virt2phys = aarch64_virt2phys,
3221 };
Official OpenOCD Mirror