1 # SPDX-License-Identifier: GPL-2.0-or-later
3 # A PXA255 test board with SST 39LF400A flash
5 # At reset the memory map is as follows. Note that
6 # the memory map changes later on as the application
12 source [find target/pxa255.cfg]
14 # Target name is set by above
15 $_TARGETNAME configure -work-area-phys 0x4000000 -work-area-size 0x4000 -work-area-backup 0
17 # flash bank <driver> <base> <size> <chip_width> <bus_width> <target> [options]
18 set _FLASHNAME $_CHIPNAME.flash
19 flash bank $_FLASHNAME cfi 0x00000000 0x80000 2 2 $_TARGETNAME jedec_probe
21 proc pxa255_sst_init {} {
22 xscale cp15 15 0x00002001 ;#Enable CP0 and CP13 access
26 mww 0x40E00018 0x00008000 ;#CPSR0
28 mww 0x40E0001C 0x00000002 ;#GPSR1
30 mww 0x40E00020 0x00000008 ;#GPSR2
32 mww 0x40E0000C 0x00008000 ;#GPDR0
34 mww 0x40E00054 0x80000000 ;#GAFR0_L
36 mww 0x40E00058 0x00188010 ;#GAFR0_H
38 mww 0x40E0005C 0x60908018 ;#GAFR1_L
40 mww 0x40E0000C 0x0280E000 ;#GPDR0
42 mww 0x40E00010 0x821C88B2 ;#GPDR1
44 mww 0x40E00014 0x000F03DB ;#GPDR2
46 mww 0x40E00000 0x000F03DB ;#GPLR0
50 mww 0x40F00004 0x00000020 ;#PSSR
54 # setup memory controller
56 mww 0x48000008 0x01111998 ;#MSC0
58 mww 0x48000010 0x00047ff0 ;#MSC2
60 mww 0x48000014 0x00000000 ;#MECR
62 mww 0x48000028 0x00010504 ;#MCMEM0
64 mww 0x4800002C 0x00010504 ;#MCMEM1
66 mww 0x48000030 0x00010504 ;#MCATT0
68 mww 0x48000034 0x00010504 ;#MCATT1
70 mww 0x48000038 0x00004715 ;#MCIO0
72 mww 0x4800003C 0x00004715 ;#MCIO1
75 mww 0x48000004 0x03CA4018 ;#MDREF
77 mww 0x48000004 0x004B4018 ;#MDREF
79 mww 0x48000004 0x000B4018 ;#MDREF
81 mww 0x48000004 0x000BC018 ;#MDREF
83 mww 0x48000000 0x00001AC8 ;#MDCNFG
88 mww 0x48000000 0x00001AC9 ;#MDCNFG
90 mww 0x48000040 0x00000000 ;#MDMRS
94 $_TARGETNAME configure -event reset-init {pxa255_sst_init}
96 reset_config trst_and_srst
98 adapter srst delay 200
101 #xscale debug_handler 0 0xFFFF0800 ;# debug handler base address