jtag/drivers/jlink: implement register command to fix SWD
[openocd.git] / src / rtos / rtos_ecos_stackings.c
blob53ba171f15c95bd4c00582f649d963764dd7324b
1 /***************************************************************************
2 * *
3 * This program is free software; you can redistribute it and/or modify *
4 * it under the terms of the GNU General Public License as published by *
5 * the Free Software Foundation; either version 2 of the License, or *
6 * (at your option) any later version. *
7 * *
8 * This program is distributed in the hope that it will be useful, *
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
11 * GNU General Public License for more details. *
12 * *
13 * You should have received a copy of the GNU General Public License *
14 * along with this program; if not, write to the *
15 * Free Software Foundation, Inc., *
16 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. *
17 ***************************************************************************/
19 #ifdef HAVE_CONFIG_H
20 #include "config.h"
21 #endif
23 #include "rtos.h"
24 #include "target/armv7m.h"
26 static const struct stack_register_offset rtos_eCos_Cortex_M3_stack_offsets[ARMV7M_NUM_CORE_REGS] = {
27 { 0x0c, 32 }, /* r0 */
28 { 0x10, 32 }, /* r1 */
29 { 0x14, 32 }, /* r2 */
30 { 0x18, 32 }, /* r3 */
31 { 0x1c, 32 }, /* r4 */
32 { 0x20, 32 }, /* r5 */
33 { 0x24, 32 }, /* r6 */
34 { 0x28, 32 }, /* r7 */
35 { 0x2c, 32 }, /* r8 */
36 { 0x30, 32 }, /* r9 */
37 { 0x34, 32 }, /* r10 */
38 { 0x38, 32 }, /* r11 */
39 { 0x3c, 32 }, /* r12 */
40 { -2, 32 }, /* sp */
41 { -1, 32 }, /* lr */
42 { 0x40, 32 }, /* pc */
43 { -1, 32 }, /* xPSR */
46 const struct rtos_register_stacking rtos_eCos_Cortex_M3_stacking = {
47 0x44, /* stack_registers_size */
48 -1, /* stack_growth_direction */
49 ARMV7M_NUM_CORE_REGS, /* num_output_registers */
50 8, /* stack_alignment */
51 rtos_eCos_Cortex_M3_stack_offsets /* register_offsets */