[gcc]
[official-gcc.git] / gcc / config / rs6000 / rs6000-modes.def
blob30a4dd3786e443a229da13e01f496670c1bcebf8
1 /* Definitions of target machine for GNU compiler, for IBM RS/6000.
2 Copyright (C) 2002-2014 Free Software Foundation, Inc.
3 Contributed by Richard Kenner (kenner@vlsi1.ultra.nyu.edu)
5 This file is part of GCC.
7 GCC is free software; you can redistribute it and/or modify it
8 under the terms of the GNU General Public License as published
9 by the Free Software Foundation; either version 3, or (at your
10 option) any later version.
12 GCC is distributed in the hope that it will be useful, but WITHOUT
13 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
14 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
15 License for more details.
17 You should have received a copy of the GNU General Public License
18 along with GCC; see the file COPYING3. If not see
19 <http://www.gnu.org/licenses/>. */
21 /* 128-bit floating point. ABI_V4 uses IEEE quad, AIX/Darwin
22 adjust this in rs6000_option_override_internal. */
23 FLOAT_MODE (TF, 16, ieee_quad_format);
25 /* Add any extra modes needed to represent the condition code.
27 For the RS/6000, we need separate modes when unsigned (logical) comparisons
28 are being done and we need a separate mode for floating-point. We also
29 use a mode for the case when we are comparing the results of two
30 comparisons, as then only the EQ bit is valid in the register. */
32 CC_MODE (CCUNS);
33 CC_MODE (CCFP);
34 CC_MODE (CCEQ);
36 /* Vector modes. */
37 VECTOR_MODES (INT, 8); /* V8QI V4HI V2SI */
38 VECTOR_MODES (INT, 16); /* V16QI V8HI V4SI V2DI */
39 VECTOR_MODES (INT, 32); /* V32QI V16HI V8SI V4DI */
40 VECTOR_MODE (INT, DI, 1);
41 VECTOR_MODE (INT, TI, 1);
42 VECTOR_MODES (FLOAT, 8); /* V4HF V2SF */
43 VECTOR_MODES (FLOAT, 16); /* V8HF V4SF V2DF */
44 VECTOR_MODES (FLOAT, 32); /* V16HF V8SF V4DF */
46 /* Replacement for TImode that only is allowed in GPRs. We also use PTImode
47 for quad memory atomic operations to force getting an even/odd register
48 combination. */
49 PARTIAL_INT_MODE (TI, 128, PTI);