soc/intel/braswell: Correct configuration of interrupts
[coreboot.git] / Documentation / technotes / 
tree142917edfb3f26004d7f96b8a02526c830150f2a
drwxr-xr-x   ..
-rw-r--r-- 6021 2017-02-dealing-with-untrusted-input-in-smm.md