9927 refetch_read_once() would like a p please bob
[unleashed.git] / usr / src / uts / intel / asm / mmu.h
blobbd3e69a9a89848c3f7b0087f3def32eaf0d51ed7
1 /*
2 * CDDL HEADER START
4 * The contents of this file are subject to the terms of the
5 * Common Development and Distribution License (the "License").
6 * You may not use this file except in compliance with the License.
8 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9 * or http://www.opensolaris.org/os/licensing.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
19 * CDDL HEADER END
22 * Copyright 2007 Sun Microsystems, Inc. All rights reserved.
23 * Use is subject to license terms.
25 * Copyright 2018 Joyent, Inc.
28 #ifndef _ASM_MMU_H
29 #define _ASM_MMU_H
31 #include <sys/ccompile.h>
32 #include <sys/types.h>
34 #ifdef __cplusplus
35 extern "C" {
36 #endif
38 #if defined(__GNUC__)
40 #if !defined(__xpv)
42 extern __GNU_INLINE ulong_t
43 getcr3(void)
45 uint64_t value;
47 __asm__ __volatile__(
48 "movq %%cr3, %0"
49 : "=r" (value));
50 return (value);
53 extern __GNU_INLINE void
54 setcr3(ulong_t value)
56 __asm__ __volatile__(
57 "movq %0, %%cr3"
58 : /* no output */
59 : "r" (value));
62 extern __GNU_INLINE ulong_t
63 getcr4(void)
65 uint64_t value;
67 __asm__ __volatile__(
68 "movq %%cr4, %0"
69 : "=r" (value));
70 return (value);
73 extern __GNU_INLINE void
74 setcr4(ulong_t value)
76 __asm__ __volatile__(
77 "movq %0, %%cr4"
78 : /* no output */
79 : "r" (value));
82 extern __GNU_INLINE void
83 reload_cr3(void)
85 setcr3(getcr3());
89 * We clobber memory: we're not writing anything, but we don't want to
90 * potentially get re-ordered beyond the TLB flush.
92 extern __GNU_INLINE void
93 invpcid_insn(uint64_t type, uint64_t pcid, uintptr_t addr)
95 uint64_t pcid_desc[2] = { pcid, addr };
96 __asm__ __volatile__(
97 "invpcid %0, %1"
98 : /* no output */
99 : "m" (*pcid_desc), "r" (type)
100 : "memory");
103 #endif /* !__xpv */
105 extern __GNU_INLINE void
106 mmu_invlpg(caddr_t addr)
108 __asm__ __volatile__(
109 "invlpg %0"
110 : "=m" (*addr)
111 : "m" (*addr));
114 #endif /* __GNUC__ */
116 #ifdef __cplusplus
118 #endif
120 #endif /* _ASM_MMU_H */