1 /******************************************************************************
3 Copyright (c) 2001-2015, Intel Corporation
6 Redistribution and use in source and binary forms, with or without
7 modification, are permitted provided that the following conditions are met:
9 1. Redistributions of source code must retain the above copyright notice,
10 this list of conditions and the following disclaimer.
12 2. Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
16 3. Neither the name of the Intel Corporation nor the names of its
17 contributors may be used to endorse or promote products derived from
18 this software without specific prior written permission.
20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 POSSIBILITY OF SUCH DAMAGE.
32 ******************************************************************************/
38 #include "e1000_osdep.h"
39 #include "e1000_regs.h"
40 #include "e1000_defines.h"
44 #define E1000_DEV_ID_82542 0x1000
45 #define E1000_DEV_ID_82543GC_FIBER 0x1001
46 #define E1000_DEV_ID_82543GC_COPPER 0x1004
47 #define E1000_DEV_ID_82544EI_COPPER 0x1008
48 #define E1000_DEV_ID_82544EI_FIBER 0x1009
49 #define E1000_DEV_ID_82544GC_COPPER 0x100C
50 #define E1000_DEV_ID_82544GC_LOM 0x100D
51 #define E1000_DEV_ID_82540EM 0x100E
52 #define E1000_DEV_ID_82540EM_LOM 0x1015
53 #define E1000_DEV_ID_82540EP_LOM 0x1016
54 #define E1000_DEV_ID_82540EP 0x1017
55 #define E1000_DEV_ID_82540EP_LP 0x101E
56 #define E1000_DEV_ID_82545EM_COPPER 0x100F
57 #define E1000_DEV_ID_82545EM_FIBER 0x1011
58 #define E1000_DEV_ID_82545GM_COPPER 0x1026
59 #define E1000_DEV_ID_82545GM_FIBER 0x1027
60 #define E1000_DEV_ID_82545GM_SERDES 0x1028
61 #define E1000_DEV_ID_82546EB_COPPER 0x1010
62 #define E1000_DEV_ID_82546EB_FIBER 0x1012
63 #define E1000_DEV_ID_82546EB_QUAD_COPPER 0x101D
64 #define E1000_DEV_ID_82546GB_COPPER 0x1079
65 #define E1000_DEV_ID_82546GB_FIBER 0x107A
66 #define E1000_DEV_ID_82546GB_SERDES 0x107B
67 #define E1000_DEV_ID_82546GB_PCIE 0x108A
68 #define E1000_DEV_ID_82546GB_QUAD_COPPER 0x1099
69 #define E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3 0x10B5
70 #define E1000_DEV_ID_82541EI 0x1013
71 #define E1000_DEV_ID_82541EI_MOBILE 0x1018
72 #define E1000_DEV_ID_82541ER_LOM 0x1014
73 #define E1000_DEV_ID_82541ER 0x1078
74 #define E1000_DEV_ID_82541GI 0x1076
75 #define E1000_DEV_ID_82541GI_LF 0x107C
76 #define E1000_DEV_ID_82541GI_MOBILE 0x1077
77 #define E1000_DEV_ID_82547EI 0x1019
78 #define E1000_DEV_ID_82547EI_MOBILE 0x101A
79 #define E1000_DEV_ID_82547GI 0x1075
80 #define E1000_DEV_ID_82571EB_COPPER 0x105E
81 #define E1000_DEV_ID_82571EB_FIBER 0x105F
82 #define E1000_DEV_ID_82571EB_SERDES 0x1060
83 #define E1000_DEV_ID_82571EB_SERDES_DUAL 0x10D9
84 #define E1000_DEV_ID_82571EB_SERDES_QUAD 0x10DA
85 #define E1000_DEV_ID_82571EB_QUAD_COPPER 0x10A4
86 #define E1000_DEV_ID_82571PT_QUAD_COPPER 0x10D5
87 #define E1000_DEV_ID_82571EB_QUAD_FIBER 0x10A5
88 #define E1000_DEV_ID_82571EB_QUAD_COPPER_LP 0x10BC
89 #define E1000_DEV_ID_82572EI_COPPER 0x107D
90 #define E1000_DEV_ID_82572EI_FIBER 0x107E
91 #define E1000_DEV_ID_82572EI_SERDES 0x107F
92 #define E1000_DEV_ID_82572EI 0x10B9
93 #define E1000_DEV_ID_82573E 0x108B
94 #define E1000_DEV_ID_82573E_IAMT 0x108C
95 #define E1000_DEV_ID_82573L 0x109A
96 #define E1000_DEV_ID_82574L 0x10D3
97 #define E1000_DEV_ID_82574LA 0x10F6
98 #define E1000_DEV_ID_82583V 0x150C
99 #define E1000_DEV_ID_80003ES2LAN_COPPER_DPT 0x1096
100 #define E1000_DEV_ID_80003ES2LAN_SERDES_DPT 0x1098
101 #define E1000_DEV_ID_80003ES2LAN_COPPER_SPT 0x10BA
102 #define E1000_DEV_ID_80003ES2LAN_SERDES_SPT 0x10BB
103 #define E1000_DEV_ID_ICH8_82567V_3 0x1501
104 #define E1000_DEV_ID_ICH8_IGP_M_AMT 0x1049
105 #define E1000_DEV_ID_ICH8_IGP_AMT 0x104A
106 #define E1000_DEV_ID_ICH8_IGP_C 0x104B
107 #define E1000_DEV_ID_ICH8_IFE 0x104C
108 #define E1000_DEV_ID_ICH8_IFE_GT 0x10C4
109 #define E1000_DEV_ID_ICH8_IFE_G 0x10C5
110 #define E1000_DEV_ID_ICH8_IGP_M 0x104D
111 #define E1000_DEV_ID_ICH9_IGP_M 0x10BF
112 #define E1000_DEV_ID_ICH9_IGP_M_AMT 0x10F5
113 #define E1000_DEV_ID_ICH9_IGP_M_V 0x10CB
114 #define E1000_DEV_ID_ICH9_IGP_AMT 0x10BD
115 #define E1000_DEV_ID_ICH9_BM 0x10E5
116 #define E1000_DEV_ID_ICH9_IGP_C 0x294C
117 #define E1000_DEV_ID_ICH9_IFE 0x10C0
118 #define E1000_DEV_ID_ICH9_IFE_GT 0x10C3
119 #define E1000_DEV_ID_ICH9_IFE_G 0x10C2
120 #define E1000_DEV_ID_ICH10_R_BM_LM 0x10CC
121 #define E1000_DEV_ID_ICH10_R_BM_LF 0x10CD
122 #define E1000_DEV_ID_ICH10_R_BM_V 0x10CE
123 #define E1000_DEV_ID_ICH10_D_BM_LM 0x10DE
124 #define E1000_DEV_ID_ICH10_D_BM_LF 0x10DF
125 #define E1000_DEV_ID_ICH10_D_BM_V 0x1525
126 #define E1000_DEV_ID_PCH_M_HV_LM 0x10EA
127 #define E1000_DEV_ID_PCH_M_HV_LC 0x10EB
128 #define E1000_DEV_ID_PCH_D_HV_DM 0x10EF
129 #define E1000_DEV_ID_PCH_D_HV_DC 0x10F0
130 #define E1000_DEV_ID_PCH2_LV_LM 0x1502
131 #define E1000_DEV_ID_PCH2_LV_V 0x1503
132 #define E1000_DEV_ID_PCH_LPT_I217_LM 0x153A
133 #define E1000_DEV_ID_PCH_LPT_I217_V 0x153B
134 #define E1000_DEV_ID_PCH_LPTLP_I218_LM 0x155A
135 #define E1000_DEV_ID_PCH_LPTLP_I218_V 0x1559
136 #define E1000_DEV_ID_PCH_I218_LM2 0x15A0
137 #define E1000_DEV_ID_PCH_I218_V2 0x15A1
138 #define E1000_DEV_ID_PCH_I218_LM3 0x15A2 /* Wildcat Point PCH */
139 #define E1000_DEV_ID_PCH_I218_V3 0x15A3 /* Wildcat Point PCH */
140 #define E1000_DEV_ID_PCH_SPT_I219_LM 0x156F /* Sunrise Point PCH */
141 #define E1000_DEV_ID_PCH_SPT_I219_V 0x1570 /* Sunrise Point PCH */
142 #define E1000_DEV_ID_PCH_SPT_I219_LM2 0x15B7 /* Sunrise Point-H PCH */
143 #define E1000_DEV_ID_PCH_SPT_I219_V2 0x15B8 /* Sunrise Point-H PCH */
144 #define E1000_DEV_ID_PCH_LBG_I219_LM3 0x15B9 /* LEWISBURG PCH */
145 #define E1000_DEV_ID_PCH_SPT_I219_LM4 0x15D7
146 #define E1000_DEV_ID_PCH_SPT_I219_V4 0x15D8
147 #define E1000_DEV_ID_PCH_SPT_I219_LM5 0x15E3
148 #define E1000_DEV_ID_PCH_SPT_I219_V5 0x15D6
149 #define E1000_DEV_ID_PCH_CNP_I219_LM6 0x15BD
150 #define E1000_DEV_ID_PCH_CNP_I219_V6 0x15BE
151 #define E1000_DEV_ID_PCH_CNP_I219_LM7 0x15BB
152 #define E1000_DEV_ID_PCH_CNP_I219_V7 0x15BC
153 #define E1000_DEV_ID_PCH_ICP_I219_LM8 0x15DF
154 #define E1000_DEV_ID_PCH_ICP_I219_V8 0x15E0
155 #define E1000_DEV_ID_PCH_ICP_I219_LM9 0x15E1
156 #define E1000_DEV_ID_PCH_ICP_I219_V9 0x15E2
157 #define E1000_DEV_ID_82576 0x10C9
158 #define E1000_DEV_ID_82576_FIBER 0x10E6
159 #define E1000_DEV_ID_82576_SERDES 0x10E7
160 #define E1000_DEV_ID_82576_QUAD_COPPER 0x10E8
161 #define E1000_DEV_ID_82576_QUAD_COPPER_ET2 0x1526
162 #define E1000_DEV_ID_82576_NS 0x150A
163 #define E1000_DEV_ID_82576_NS_SERDES 0x1518
164 #define E1000_DEV_ID_82576_SERDES_QUAD 0x150D
165 #define E1000_DEV_ID_82576_VF 0x10CA
166 #define E1000_DEV_ID_82576_VF_HV 0x152D
167 #define E1000_DEV_ID_I350_VF 0x1520
168 #define E1000_DEV_ID_I350_VF_HV 0x152F
169 #define E1000_DEV_ID_82575EB_COPPER 0x10A7
170 #define E1000_DEV_ID_82575EB_FIBER_SERDES 0x10A9
171 #define E1000_DEV_ID_82575GB_QUAD_COPPER 0x10D6
172 #define E1000_DEV_ID_82580_COPPER 0x150E
173 #define E1000_DEV_ID_82580_FIBER 0x150F
174 #define E1000_DEV_ID_82580_SERDES 0x1510
175 #define E1000_DEV_ID_82580_SGMII 0x1511
176 #define E1000_DEV_ID_82580_COPPER_DUAL 0x1516
177 #define E1000_DEV_ID_82580_QUAD_FIBER 0x1527
178 #define E1000_DEV_ID_I350_COPPER 0x1521
179 #define E1000_DEV_ID_I350_FIBER 0x1522
180 #define E1000_DEV_ID_I350_SERDES 0x1523
181 #define E1000_DEV_ID_I350_SGMII 0x1524
182 #define E1000_DEV_ID_I350_DA4 0x1546
183 #define E1000_DEV_ID_I210_COPPER 0x1533
184 #define E1000_DEV_ID_I210_COPPER_OEM1 0x1534
185 #define E1000_DEV_ID_I210_COPPER_IT 0x1535
186 #define E1000_DEV_ID_I210_FIBER 0x1536
187 #define E1000_DEV_ID_I210_SERDES 0x1537
188 #define E1000_DEV_ID_I210_SGMII 0x1538
189 #define E1000_DEV_ID_I210_COPPER_FLASHLESS 0x157B
190 #define E1000_DEV_ID_I210_SERDES_FLASHLESS 0x157C
191 #define E1000_DEV_ID_I211_COPPER 0x1539
192 #define E1000_DEV_ID_I354_BACKPLANE_1GBPS 0x1F40
193 #define E1000_DEV_ID_I354_SGMII 0x1F41
194 #define E1000_DEV_ID_I354_BACKPLANE_2_5GBPS 0x1F45
195 #define E1000_DEV_ID_DH89XXCC_SGMII 0x0438
196 #define E1000_DEV_ID_DH89XXCC_SERDES 0x043A
197 #define E1000_DEV_ID_DH89XXCC_BACKPLANE 0x043C
198 #define E1000_DEV_ID_DH89XXCC_SFP 0x0440
200 #define E1000_REVISION_0 0
201 #define E1000_REVISION_1 1
202 #define E1000_REVISION_2 2
203 #define E1000_REVISION_3 3
204 #define E1000_REVISION_4 4
206 #define E1000_FUNC_0 0
207 #define E1000_FUNC_1 1
208 #define E1000_FUNC_2 2
209 #define E1000_FUNC_3 3
211 #define E1000_ALT_MAC_ADDRESS_OFFSET_LAN0 0
212 #define E1000_ALT_MAC_ADDRESS_OFFSET_LAN1 3
213 #define E1000_ALT_MAC_ADDRESS_OFFSET_LAN2 6
214 #define E1000_ALT_MAC_ADDRESS_OFFSET_LAN3 9
217 * This enumeration represents all of the different kinds of MAC chips that are
218 * used by both the e1000g and igb drivers. The ordering here is important as
219 * certain classes of MACs are very similar, but have minor differences and so
220 * are compared based on the ordering here. Changing the order here should not
221 * be done arbitrarily.
223 enum e1000_mac_type
{
244 * The following MACs all share the ich8 style of hardware and are
245 * implemented in ich8, though some are a little more different than
246 * others. The pch_lpt, pch_spt, and pch_cnp family are a bit more
247 * different than the others and just have slight variants in behavior
248 * between them. They are ordered based on release.
259 * After this point all MACs are used by the igb(7D) driver as opposed
260 * to e1000g(7D). If a new MAC is specific to e1000g series of devices,
261 * then it should be added above this.
272 e1000_num_macs
/* List is 1-based, so subtract 1 for TRUE count. */
275 enum e1000_media_type
{
276 e1000_media_type_unknown
= 0,
277 e1000_media_type_copper
= 1,
278 e1000_media_type_fiber
= 2,
279 e1000_media_type_internal_serdes
= 3,
280 e1000_num_media_types
283 enum e1000_nvm_type
{
284 e1000_nvm_unknown
= 0,
286 e1000_nvm_eeprom_spi
,
287 e1000_nvm_eeprom_microwire
,
293 enum e1000_nvm_override
{
294 e1000_nvm_override_none
= 0,
295 e1000_nvm_override_spi_small
,
296 e1000_nvm_override_spi_large
,
297 e1000_nvm_override_microwire_small
,
298 e1000_nvm_override_microwire_large
301 enum e1000_phy_type
{
302 e1000_phy_unknown
= 0,
320 enum e1000_bus_type
{
321 e1000_bus_type_unknown
= 0,
324 e1000_bus_type_pci_express
,
325 e1000_bus_type_reserved
328 enum e1000_bus_speed
{
329 e1000_bus_speed_unknown
= 0,
335 e1000_bus_speed_2500
,
336 e1000_bus_speed_5000
,
337 e1000_bus_speed_reserved
340 enum e1000_bus_width
{
341 e1000_bus_width_unknown
= 0,
342 e1000_bus_width_pcie_x1
,
343 e1000_bus_width_pcie_x2
,
344 e1000_bus_width_pcie_x4
= 4,
345 e1000_bus_width_pcie_x8
= 8,
348 e1000_bus_width_reserved
351 enum e1000_1000t_rx_status
{
352 e1000_1000t_rx_status_not_ok
= 0,
353 e1000_1000t_rx_status_ok
,
354 e1000_1000t_rx_status_undefined
= 0xFF
357 enum e1000_rev_polarity
{
358 e1000_rev_polarity_normal
= 0,
359 e1000_rev_polarity_reversed
,
360 e1000_rev_polarity_undefined
= 0xFF
368 e1000_fc_default
= 0xFF
371 enum e1000_ffe_config
{
372 e1000_ffe_config_enabled
= 0,
373 e1000_ffe_config_active
,
374 e1000_ffe_config_blocked
377 enum e1000_dsp_config
{
378 e1000_dsp_config_disabled
= 0,
379 e1000_dsp_config_enabled
,
380 e1000_dsp_config_activated
,
381 e1000_dsp_config_undefined
= 0xFF
385 e1000_ms_hw_default
= 0,
386 e1000_ms_force_master
,
387 e1000_ms_force_slave
,
391 enum e1000_smart_speed
{
392 e1000_smart_speed_default
= 0,
393 e1000_smart_speed_on
,
394 e1000_smart_speed_off
397 enum e1000_serdes_link_state
{
398 e1000_serdes_link_down
= 0,
399 e1000_serdes_link_autoneg_progress
,
400 e1000_serdes_link_autoneg_complete
,
401 e1000_serdes_link_forced_up
407 /* Receive Descriptor */
408 struct e1000_rx_desc
{
409 __le64 buffer_addr
; /* Address of the descriptor's data buffer */
410 __le16 length
; /* Length of data DMAed into data buffer */
411 __le16 csum
; /* Packet checksum */
412 u8 status
; /* Descriptor status */
413 u8 errors
; /* Descriptor Errors */
417 /* Receive Descriptor - Extended */
418 union e1000_rx_desc_extended
{
425 __le32 mrq
; /* Multiple Rx Queues */
427 __le32 rss
; /* RSS Hash */
429 __le16 ip_id
; /* IP id */
430 __le16 csum
; /* Packet Checksum */
435 __le32 status_error
; /* ext status/error */
437 __le16 vlan
; /* VLAN tag */
439 } wb
; /* writeback */
442 #define MAX_PS_BUFFERS 4
444 /* Number of packet split data buffers (not including the header buffer) */
445 #define PS_PAGE_BUFFERS (MAX_PS_BUFFERS - 1)
447 /* Receive Descriptor - Packet Split */
448 union e1000_rx_desc_packet_split
{
450 /* one buffer for protocol header(s), three data buffers */
451 __le64 buffer_addr
[MAX_PS_BUFFERS
];
455 __le32 mrq
; /* Multiple Rx Queues */
457 __le32 rss
; /* RSS Hash */
459 __le16 ip_id
; /* IP id */
460 __le16 csum
; /* Packet Checksum */
465 __le32 status_error
; /* ext status/error */
466 __le16 length0
; /* length of buffer 0 */
467 __le16 vlan
; /* VLAN tag */
470 __le16 header_status
;
471 /* length of buffers 1-3 */
472 __le16 length
[PS_PAGE_BUFFERS
];
475 } wb
; /* writeback */
478 /* Transmit Descriptor */
479 struct e1000_tx_desc
{
480 __le64 buffer_addr
; /* Address of the descriptor's data buffer */
484 __le16 length
; /* Data buffer length */
485 u8 cso
; /* Checksum offset */
486 u8 cmd
; /* Descriptor control */
492 u8 status
; /* Descriptor status */
493 u8 css
; /* Checksum start */
499 /* Offload Context Descriptor */
500 struct e1000_context_desc
{
504 u8 ipcss
; /* IP checksum start */
505 u8 ipcso
; /* IP checksum offset */
506 __le16 ipcse
; /* IP checksum end */
512 u8 tucss
; /* TCP checksum start */
513 u8 tucso
; /* TCP checksum offset */
514 __le16 tucse
; /* TCP checksum end */
517 __le32 cmd_and_length
;
521 u8 status
; /* Descriptor status */
522 u8 hdr_len
; /* Header length */
523 __le16 mss
; /* Maximum segment size */
528 /* Offload data descriptor */
529 struct e1000_data_desc
{
530 __le64 buffer_addr
; /* Address of the descriptor's buffer address */
534 __le16 length
; /* Data buffer length */
542 u8 status
; /* Descriptor status */
543 u8 popts
; /* Packet Options */
549 /* Statistics counters collected by the MAC */
550 struct e1000_hw_stats
{
633 struct e1000_vf_stats
{
665 struct e1000_phy_stats
{
670 struct e1000_host_mng_dhcp_cookie
{
681 /* Host Interface "Rev 1" */
682 struct e1000_host_command_header
{
689 #define E1000_HI_MAX_DATA_LENGTH 252
690 struct e1000_host_command_info
{
691 struct e1000_host_command_header command_header
;
692 u8 command_data
[E1000_HI_MAX_DATA_LENGTH
];
695 /* Host Interface "Rev 2" */
696 struct e1000_host_mng_command_header
{
704 #define E1000_HI_MAX_MNG_DATA_LENGTH 0x6F8
705 struct e1000_host_mng_command_info
{
706 struct e1000_host_mng_command_header command_header
;
707 u8 command_data
[E1000_HI_MAX_MNG_DATA_LENGTH
];
710 #include "e1000_mac.h"
711 #include "e1000_phy.h"
712 #include "e1000_nvm.h"
713 #include "e1000_manage.h"
714 #include "e1000_mbx.h"
716 /* Function pointers for the MAC. */
717 struct e1000_mac_operations
{
718 s32 (*init_params
)(struct e1000_hw
*);
719 s32 (*id_led_init
)(struct e1000_hw
*);
720 s32 (*blink_led
)(struct e1000_hw
*);
721 bool (*check_mng_mode
)(struct e1000_hw
*);
722 s32 (*check_for_link
)(struct e1000_hw
*);
723 s32 (*cleanup_led
)(struct e1000_hw
*);
724 void (*clear_hw_cntrs
)(struct e1000_hw
*);
725 void (*clear_vfta
)(struct e1000_hw
*);
726 s32 (*get_bus_info
)(struct e1000_hw
*);
727 void (*set_lan_id
)(struct e1000_hw
*);
728 s32 (*get_link_up_info
)(struct e1000_hw
*, u16
*, u16
*);
729 s32 (*led_on
)(struct e1000_hw
*);
730 s32 (*led_off
)(struct e1000_hw
*);
731 void (*update_mc_addr_list
)(struct e1000_hw
*, u8
*, u32
);
732 s32 (*reset_hw
)(struct e1000_hw
*);
733 s32 (*init_hw
)(struct e1000_hw
*);
734 void (*shutdown_serdes
)(struct e1000_hw
*);
735 void (*power_up_serdes
)(struct e1000_hw
*);
736 s32 (*setup_link
)(struct e1000_hw
*);
737 s32 (*setup_physical_interface
)(struct e1000_hw
*);
738 s32 (*setup_led
)(struct e1000_hw
*);
739 void (*write_vfta
)(struct e1000_hw
*, u32
, u32
);
740 void (*config_collision_dist
)(struct e1000_hw
*);
741 int (*rar_set
)(struct e1000_hw
*, u8
*, u32
);
742 s32 (*read_mac_addr
)(struct e1000_hw
*);
743 s32 (*validate_mdi_setting
)(struct e1000_hw
*);
744 s32 (*set_obff_timer
)(struct e1000_hw
*, u32
);
745 s32 (*acquire_swfw_sync
)(struct e1000_hw
*, u16
);
746 void (*release_swfw_sync
)(struct e1000_hw
*, u16
);
749 /* When to use various PHY register access functions:
752 * Function Does Does When to use
753 * ~~~~~~~~~~~~ ~~~~~ ~~~~~~ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
754 * X_reg L,P,A n/a for simple PHY reg accesses
755 * X_reg_locked P,A L for multiple accesses of different regs
757 * X_reg_page A L,P for multiple accesses of different regs
760 * Where X=[read|write], L=locking, P=sets page, A=register access
763 struct e1000_phy_operations
{
764 s32 (*init_params
)(struct e1000_hw
*);
765 s32 (*acquire
)(struct e1000_hw
*);
766 s32 (*cfg_on_link_up
)(struct e1000_hw
*);
767 s32 (*check_polarity
)(struct e1000_hw
*);
768 s32 (*check_reset_block
)(struct e1000_hw
*);
769 s32 (*commit
)(struct e1000_hw
*);
770 s32 (*force_speed_duplex
)(struct e1000_hw
*);
771 s32 (*get_cfg_done
)(struct e1000_hw
*hw
);
772 s32 (*get_cable_length
)(struct e1000_hw
*);
773 s32 (*get_info
)(struct e1000_hw
*);
774 s32 (*set_page
)(struct e1000_hw
*, u16
);
775 s32 (*read_reg
)(struct e1000_hw
*, u32
, u16
*);
776 s32 (*read_reg_locked
)(struct e1000_hw
*, u32
, u16
*);
777 s32 (*read_reg_page
)(struct e1000_hw
*, u32
, u16
*);
778 void (*release
)(struct e1000_hw
*);
779 s32 (*reset
)(struct e1000_hw
*);
780 s32 (*set_d0_lplu_state
)(struct e1000_hw
*, bool);
781 s32 (*set_d3_lplu_state
)(struct e1000_hw
*, bool);
782 s32 (*write_reg
)(struct e1000_hw
*, u32
, u16
);
783 s32 (*write_reg_locked
)(struct e1000_hw
*, u32
, u16
);
784 s32 (*write_reg_page
)(struct e1000_hw
*, u32
, u16
);
785 void (*power_up
)(struct e1000_hw
*);
786 void (*power_down
)(struct e1000_hw
*);
787 s32 (*read_i2c_byte
)(struct e1000_hw
*, u8
, u8
, u8
*);
788 s32 (*write_i2c_byte
)(struct e1000_hw
*, u8
, u8
, u8
);
791 /* Function pointers for the NVM. */
792 struct e1000_nvm_operations
{
793 s32 (*init_params
)(struct e1000_hw
*);
794 s32 (*acquire
)(struct e1000_hw
*);
795 s32 (*read
)(struct e1000_hw
*, u16
, u16
, u16
*);
796 void (*release
)(struct e1000_hw
*);
797 void (*reload
)(struct e1000_hw
*);
798 s32 (*update
)(struct e1000_hw
*);
799 s32 (*valid_led_default
)(struct e1000_hw
*, u16
*);
800 s32 (*validate
)(struct e1000_hw
*);
801 s32 (*write
)(struct e1000_hw
*, u16
, u16
, u16
*);
804 struct e1000_mac_info
{
805 struct e1000_mac_operations ops
;
806 u8 addr
[ETH_ADDR_LEN
];
807 u8 perm_addr
[ETH_ADDR_LEN
];
809 enum e1000_mac_type type
;
827 /* Maximum size of the MTA register table in all supported adapters */
828 #define MAX_MTA_REG 128
829 u32 mta_shadow
[MAX_MTA_REG
];
832 u8 forced_speed_duplex
;
836 bool arc_subsystem_valid
;
837 bool asf_firmware_present
;
840 bool get_link_status
;
842 bool report_tx_early
;
843 enum e1000_serdes_link_state serdes_link_state
;
844 bool serdes_has_link
;
845 bool tx_pkt_filtering
;
849 struct e1000_phy_info
{
850 struct e1000_phy_operations ops
;
851 enum e1000_phy_type type
;
853 enum e1000_1000t_rx_status local_rx
;
854 enum e1000_1000t_rx_status remote_rx
;
855 enum e1000_ms_type ms_type
;
856 enum e1000_ms_type original_ms_type
;
857 enum e1000_rev_polarity cable_polarity
;
858 enum e1000_smart_speed smart_speed
;
862 u32 reset_delay_us
; /* in usec */
865 enum e1000_media_type media_type
;
867 u16 autoneg_advertised
;
870 u16 max_cable_length
;
871 u16 min_cable_length
;
875 bool disable_polarity_correction
;
877 bool polarity_correction
;
878 bool speed_downgraded
;
879 bool autoneg_wait_to_complete
;
882 struct e1000_nvm_info
{
883 struct e1000_nvm_operations ops
;
884 enum e1000_nvm_type type
;
885 enum e1000_nvm_override override
;
897 struct e1000_bus_info
{
898 enum e1000_bus_type type
;
899 enum e1000_bus_speed speed
;
900 enum e1000_bus_width width
;
906 struct e1000_fc_info
{
907 u32 high_water
; /* Flow control high-water mark */
908 u32 low_water
; /* Flow control low-water mark */
909 u16 pause_time
; /* Flow control pause timer */
910 u16 refresh_time
; /* Flow control refresh timer */
911 bool send_xon
; /* Flow control send XON */
912 bool strict_ieee
; /* Strict IEEE mode */
913 enum e1000_fc_mode current_mode
; /* FC mode in effect */
914 enum e1000_fc_mode requested_mode
; /* FC mode requested by caller */
917 struct e1000_mbx_operations
{
918 s32 (*init_params
)(struct e1000_hw
*hw
);
919 s32 (*read
)(struct e1000_hw
*, u32
*, u16
, u16
);
920 s32 (*write
)(struct e1000_hw
*, u32
*, u16
, u16
);
921 s32 (*read_posted
)(struct e1000_hw
*, u32
*, u16
, u16
);
922 s32 (*write_posted
)(struct e1000_hw
*, u32
*, u16
, u16
);
923 s32 (*check_for_msg
)(struct e1000_hw
*, u16
);
924 s32 (*check_for_ack
)(struct e1000_hw
*, u16
);
925 s32 (*check_for_rst
)(struct e1000_hw
*, u16
);
928 struct e1000_mbx_stats
{
937 struct e1000_mbx_info
{
938 struct e1000_mbx_operations ops
;
939 struct e1000_mbx_stats stats
;
945 struct e1000_dev_spec_82541
{
946 enum e1000_dsp_config dsp_config
;
947 enum e1000_ffe_config ffe_config
;
951 u16 dsp_reset_counter
;
953 bool phy_init_script
;
957 struct e1000_dev_spec_82542
{
961 struct e1000_dev_spec_82543
{
962 u32 tbi_compatibility
;
964 bool init_phy_disabled
;
967 struct e1000_dev_spec_82571
{
970 E1000_MUTEX swflag_mutex
;
973 struct e1000_dev_spec_80003es2lan
{
977 struct e1000_shadow_ram
{
982 #define E1000_SHADOW_RAM_WORDS 2048
984 /* I218 PHY Ultra Low Power (ULP) states */
985 enum e1000_ulp_state
{
986 e1000_ulp_state_unknown
,
991 struct e1000_dev_spec_ich8lan
{
992 bool kmrn_lock_loss_workaround_enabled
;
993 struct e1000_shadow_ram shadow_ram
[E1000_SHADOW_RAM_WORDS
];
994 E1000_MUTEX nvm_mutex
;
995 E1000_MUTEX swflag_mutex
;
1000 enum e1000_ulp_state ulp_state
;
1001 bool ulp_capability_disabled
;
1002 bool during_suspend_flow
;
1003 bool during_dpg_exit
;
1006 struct e1000_dev_spec_82575
{
1008 bool global_device_reset
;
1010 bool module_plugged
;
1011 bool clear_semaphore_once
;
1013 struct sfp_e1000_flags eth_flags
;
1018 struct e1000_dev_spec_vf
{
1028 unsigned long io_base
;
1030 struct e1000_mac_info mac
;
1031 struct e1000_fc_info fc
;
1032 struct e1000_phy_info phy
;
1033 struct e1000_nvm_info nvm
;
1034 struct e1000_bus_info bus
;
1035 struct e1000_mbx_info mbx
;
1036 struct e1000_host_mng_dhcp_cookie mng_cookie
;
1039 struct e1000_dev_spec_82541 _82541
;
1040 struct e1000_dev_spec_82542 _82542
;
1041 struct e1000_dev_spec_82543 _82543
;
1042 struct e1000_dev_spec_82571 _82571
;
1043 struct e1000_dev_spec_80003es2lan _80003es2lan
;
1044 struct e1000_dev_spec_ich8lan ich8lan
;
1045 struct e1000_dev_spec_82575 _82575
;
1046 struct e1000_dev_spec_vf vf
;
1050 u16 subsystem_vendor_id
;
1051 u16 subsystem_device_id
;
1057 #include "e1000_82541.h"
1058 #include "e1000_82543.h"
1059 #include "e1000_82571.h"
1060 #include "e1000_80003es2lan.h"
1061 #include "e1000_ich8lan.h"
1062 #include "e1000_82575.h"
1063 #include "e1000_i210.h"
1065 /* These functions must be implemented by drivers */
1066 void e1000_pci_clear_mwi(struct e1000_hw
*hw
);
1067 void e1000_pci_set_mwi(struct e1000_hw
*hw
);
1068 s32
e1000_read_pcie_cap_reg(struct e1000_hw
*hw
, u32 reg
, u16
*value
);
1069 s32
e1000_write_pcie_cap_reg(struct e1000_hw
*hw
, u32 reg
, u16
*value
);
1070 void e1000_read_pci_cfg(struct e1000_hw
*hw
, u32 reg
, u16
*value
);
1071 void e1000_write_pci_cfg(struct e1000_hw
*hw
, u32 reg
, u16
*value
);