2 * r8169.c: RealTek 8169/8168/8101 ethernet driver.
4 * Copyright (c) 2002 ShuChen <shuchen@realtek.com.tw>
5 * Copyright (c) 2003 - 2007 Francois Romieu <romieu@fr.zoreil.com>
6 * Copyright (c) a lot of people too. Please respect their work.
8 * See MAINTAINERS file for support contact information.
11 #include <linux/module.h>
12 #include <linux/moduleparam.h>
13 #include <linux/pci.h>
14 #include <linux/netdevice.h>
15 #include <linux/etherdevice.h>
16 #include <linux/delay.h>
17 #include <linux/ethtool.h>
18 #include <linux/mii.h>
19 #include <linux/if_vlan.h>
20 #include <linux/crc32.h>
23 #include <linux/tcp.h>
24 #include <linux/init.h>
25 #include <linux/dma-mapping.h>
26 #include <linux/pm_runtime.h>
28 #include <asm/system.h>
32 #define RTL8169_VERSION "2.3LK-NAPI"
33 #define MODULENAME "r8169"
34 #define PFX MODULENAME ": "
37 #define assert(expr) \
39 printk( "Assertion failed! %s,%s,%s,line=%d\n", \
40 #expr,__FILE__,__func__,__LINE__); \
42 #define dprintk(fmt, args...) \
43 do { printk(KERN_DEBUG PFX fmt, ## args); } while (0)
45 #define assert(expr) do {} while (0)
46 #define dprintk(fmt, args...) do {} while (0)
47 #endif /* RTL8169_DEBUG */
49 #define R8169_MSG_DEFAULT \
50 (NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN)
52 #define TX_BUFFS_AVAIL(tp) \
53 (tp->dirty_tx + NUM_TX_DESC - tp->cur_tx - 1)
55 /* Maximum number of multicast addresses to filter (vs. Rx-all-multicast).
56 The RTL chips use a 64 element hash table based on the Ethernet CRC. */
57 static const int multicast_filter_limit
= 32;
59 /* MAC address length */
60 #define MAC_ADDR_LEN 6
62 #define MAX_READ_REQUEST_SHIFT 12
63 #define RX_FIFO_THRESH 7 /* 7 means NO threshold, Rx buffer level before first PCI xfer. */
64 #define RX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */
65 #define TX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */
66 #define EarlyTxThld 0x3F /* 0x3F means NO early transmit */
67 #define SafeMtu 0x1c20 /* ... actually life sucks beyond ~7k */
68 #define InterFrameGap 0x03 /* 3 means InterFrameGap = the shortest one */
70 #define R8169_REGS_SIZE 256
71 #define R8169_NAPI_WEIGHT 64
72 #define NUM_TX_DESC 64 /* Number of Tx descriptor registers */
73 #define NUM_RX_DESC 256 /* Number of Rx descriptor registers */
74 #define RX_BUF_SIZE 1536 /* Rx Buffer size */
75 #define R8169_TX_RING_BYTES (NUM_TX_DESC * sizeof(struct TxDesc))
76 #define R8169_RX_RING_BYTES (NUM_RX_DESC * sizeof(struct RxDesc))
78 #define RTL8169_TX_TIMEOUT (6*HZ)
79 #define RTL8169_PHY_TIMEOUT (10*HZ)
81 #define RTL_EEPROM_SIG cpu_to_le32(0x8129)
82 #define RTL_EEPROM_SIG_MASK cpu_to_le32(0xffff)
83 #define RTL_EEPROM_SIG_ADDR 0x0000
85 /* write/read MMIO register */
86 #define RTL_W8(reg, val8) writeb ((val8), ioaddr + (reg))
87 #define RTL_W16(reg, val16) writew ((val16), ioaddr + (reg))
88 #define RTL_W32(reg, val32) writel ((val32), ioaddr + (reg))
89 #define RTL_R8(reg) readb (ioaddr + (reg))
90 #define RTL_R16(reg) readw (ioaddr + (reg))
91 #define RTL_R32(reg) readl (ioaddr + (reg))
94 RTL_GIGA_MAC_NONE
= 0x00,
95 RTL_GIGA_MAC_VER_01
= 0x01, // 8169
96 RTL_GIGA_MAC_VER_02
= 0x02, // 8169S
97 RTL_GIGA_MAC_VER_03
= 0x03, // 8110S
98 RTL_GIGA_MAC_VER_04
= 0x04, // 8169SB
99 RTL_GIGA_MAC_VER_05
= 0x05, // 8110SCd
100 RTL_GIGA_MAC_VER_06
= 0x06, // 8110SCe
101 RTL_GIGA_MAC_VER_07
= 0x07, // 8102e
102 RTL_GIGA_MAC_VER_08
= 0x08, // 8102e
103 RTL_GIGA_MAC_VER_09
= 0x09, // 8102e
104 RTL_GIGA_MAC_VER_10
= 0x0a, // 8101e
105 RTL_GIGA_MAC_VER_11
= 0x0b, // 8168Bb
106 RTL_GIGA_MAC_VER_12
= 0x0c, // 8168Be
107 RTL_GIGA_MAC_VER_13
= 0x0d, // 8101Eb
108 RTL_GIGA_MAC_VER_14
= 0x0e, // 8101 ?
109 RTL_GIGA_MAC_VER_15
= 0x0f, // 8101 ?
110 RTL_GIGA_MAC_VER_16
= 0x11, // 8101Ec
111 RTL_GIGA_MAC_VER_17
= 0x10, // 8168Bf
112 RTL_GIGA_MAC_VER_18
= 0x12, // 8168CP
113 RTL_GIGA_MAC_VER_19
= 0x13, // 8168C
114 RTL_GIGA_MAC_VER_20
= 0x14, // 8168C
115 RTL_GIGA_MAC_VER_21
= 0x15, // 8168C
116 RTL_GIGA_MAC_VER_22
= 0x16, // 8168C
117 RTL_GIGA_MAC_VER_23
= 0x17, // 8168CP
118 RTL_GIGA_MAC_VER_24
= 0x18, // 8168CP
119 RTL_GIGA_MAC_VER_25
= 0x19, // 8168D
120 RTL_GIGA_MAC_VER_26
= 0x1a, // 8168D
121 RTL_GIGA_MAC_VER_27
= 0x1b // 8168DP
124 #define _R(NAME,MAC,MASK) \
125 { .name = NAME, .mac_version = MAC, .RxConfigMask = MASK }
127 static const struct {
130 u32 RxConfigMask
; /* Clears the bits supported by this chip */
131 } rtl_chip_info
[] = {
132 _R("RTL8169", RTL_GIGA_MAC_VER_01
, 0xff7e1880), // 8169
133 _R("RTL8169s", RTL_GIGA_MAC_VER_02
, 0xff7e1880), // 8169S
134 _R("RTL8110s", RTL_GIGA_MAC_VER_03
, 0xff7e1880), // 8110S
135 _R("RTL8169sb/8110sb", RTL_GIGA_MAC_VER_04
, 0xff7e1880), // 8169SB
136 _R("RTL8169sc/8110sc", RTL_GIGA_MAC_VER_05
, 0xff7e1880), // 8110SCd
137 _R("RTL8169sc/8110sc", RTL_GIGA_MAC_VER_06
, 0xff7e1880), // 8110SCe
138 _R("RTL8102e", RTL_GIGA_MAC_VER_07
, 0xff7e1880), // PCI-E
139 _R("RTL8102e", RTL_GIGA_MAC_VER_08
, 0xff7e1880), // PCI-E
140 _R("RTL8102e", RTL_GIGA_MAC_VER_09
, 0xff7e1880), // PCI-E
141 _R("RTL8101e", RTL_GIGA_MAC_VER_10
, 0xff7e1880), // PCI-E
142 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_11
, 0xff7e1880), // PCI-E
143 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_12
, 0xff7e1880), // PCI-E
144 _R("RTL8101e", RTL_GIGA_MAC_VER_13
, 0xff7e1880), // PCI-E 8139
145 _R("RTL8100e", RTL_GIGA_MAC_VER_14
, 0xff7e1880), // PCI-E 8139
146 _R("RTL8100e", RTL_GIGA_MAC_VER_15
, 0xff7e1880), // PCI-E 8139
147 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_17
, 0xff7e1880), // PCI-E
148 _R("RTL8101e", RTL_GIGA_MAC_VER_16
, 0xff7e1880), // PCI-E
149 _R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_18
, 0xff7e1880), // PCI-E
150 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_19
, 0xff7e1880), // PCI-E
151 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_20
, 0xff7e1880), // PCI-E
152 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_21
, 0xff7e1880), // PCI-E
153 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_22
, 0xff7e1880), // PCI-E
154 _R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_23
, 0xff7e1880), // PCI-E
155 _R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_24
, 0xff7e1880), // PCI-E
156 _R("RTL8168d/8111d", RTL_GIGA_MAC_VER_25
, 0xff7e1880), // PCI-E
157 _R("RTL8168d/8111d", RTL_GIGA_MAC_VER_26
, 0xff7e1880), // PCI-E
158 _R("RTL8168dp/8111dp", RTL_GIGA_MAC_VER_27
, 0xff7e1880) // PCI-E
168 static void rtl_hw_start_8169(struct net_device
*);
169 static void rtl_hw_start_8168(struct net_device
*);
170 static void rtl_hw_start_8101(struct net_device
*);
172 static DEFINE_PCI_DEVICE_TABLE(rtl8169_pci_tbl
) = {
173 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK
, 0x8129), 0, 0, RTL_CFG_0
},
174 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK
, 0x8136), 0, 0, RTL_CFG_2
},
175 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK
, 0x8167), 0, 0, RTL_CFG_0
},
176 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK
, 0x8168), 0, 0, RTL_CFG_1
},
177 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK
, 0x8169), 0, 0, RTL_CFG_0
},
178 { PCI_DEVICE(PCI_VENDOR_ID_DLINK
, 0x4300), 0, 0, RTL_CFG_0
},
179 { PCI_DEVICE(PCI_VENDOR_ID_AT
, 0xc107), 0, 0, RTL_CFG_0
},
180 { PCI_DEVICE(0x16ec, 0x0116), 0, 0, RTL_CFG_0
},
181 { PCI_VENDOR_ID_LINKSYS
, 0x1032,
182 PCI_ANY_ID
, 0x0024, 0, 0, RTL_CFG_0
},
184 PCI_ANY_ID
, 0x2410, 0, 0, RTL_CFG_2
},
188 MODULE_DEVICE_TABLE(pci
, rtl8169_pci_tbl
);
191 * we set our copybreak very high so that we don't have
192 * to allocate 16k frames all the time (see note in
195 static int rx_copybreak
= 16383;
202 MAC0
= 0, /* Ethernet hardware address. */
204 MAR0
= 8, /* Multicast filter. */
205 CounterAddrLow
= 0x10,
206 CounterAddrHigh
= 0x14,
207 TxDescStartAddrLow
= 0x20,
208 TxDescStartAddrHigh
= 0x24,
209 TxHDescStartAddrLow
= 0x28,
210 TxHDescStartAddrHigh
= 0x2c,
233 RxDescAddrLow
= 0xe4,
234 RxDescAddrHigh
= 0xe8,
237 FuncEventMask
= 0xf4,
238 FuncPresetState
= 0xf8,
239 FuncForceEvent
= 0xfc,
242 enum rtl8110_registers
{
248 enum rtl8168_8101_registers
{
251 #define CSIAR_FLAG 0x80000000
252 #define CSIAR_WRITE_CMD 0x80000000
253 #define CSIAR_BYTE_ENABLE 0x0f
254 #define CSIAR_BYTE_ENABLE_SHIFT 12
255 #define CSIAR_ADDR_MASK 0x0fff
258 #define EPHYAR_FLAG 0x80000000
259 #define EPHYAR_WRITE_CMD 0x80000000
260 #define EPHYAR_REG_MASK 0x1f
261 #define EPHYAR_REG_SHIFT 16
262 #define EPHYAR_DATA_MASK 0xffff
264 #define FIX_NAK_1 (1 << 4)
265 #define FIX_NAK_2 (1 << 3)
267 #define EFUSEAR_FLAG 0x80000000
268 #define EFUSEAR_WRITE_CMD 0x80000000
269 #define EFUSEAR_READ_CMD 0x00000000
270 #define EFUSEAR_REG_MASK 0x03ff
271 #define EFUSEAR_REG_SHIFT 8
272 #define EFUSEAR_DATA_MASK 0xff
275 enum rtl_register_content
{
276 /* InterruptStatusBits */
280 TxDescUnavail
= 0x0080,
302 /* TXPoll register p.5 */
303 HPQ
= 0x80, /* Poll cmd on the high prio queue */
304 NPQ
= 0x40, /* Poll cmd on the low prio queue */
305 FSWInt
= 0x01, /* Forced software interrupt */
309 Cfg9346_Unlock
= 0xc0,
314 AcceptBroadcast
= 0x08,
315 AcceptMulticast
= 0x04,
317 AcceptAllPhys
= 0x01,
324 TxInterFrameGapShift
= 24,
325 TxDMAShift
= 8, /* DMA burst value (0-7) is shift this many bits */
327 /* Config1 register p.24 */
330 MSIEnable
= (1 << 5), /* Enable Message Signaled Interrupt */
331 Speed_down
= (1 << 4),
335 PMEnable
= (1 << 0), /* Power Management Enable */
337 /* Config2 register p. 25 */
338 PCI_Clock_66MHz
= 0x01,
339 PCI_Clock_33MHz
= 0x00,
341 /* Config3 register p.25 */
342 MagicPacket
= (1 << 5), /* Wake up when receives a Magic Packet */
343 LinkUp
= (1 << 4), /* Wake up when the cable connection is re-established */
344 Beacon_en
= (1 << 0), /* 8168 only. Reserved in the 8168b */
346 /* Config5 register p.27 */
347 BWF
= (1 << 6), /* Accept Broadcast wakeup frame */
348 MWF
= (1 << 5), /* Accept Multicast wakeup frame */
349 UWF
= (1 << 4), /* Accept Unicast wakeup frame */
350 LanWake
= (1 << 1), /* LanWake enable/disable */
351 PMEStatus
= (1 << 0), /* PME status can be reset by PCI RST# */
354 TBIReset
= 0x80000000,
355 TBILoopback
= 0x40000000,
356 TBINwEnable
= 0x20000000,
357 TBINwRestart
= 0x10000000,
358 TBILinkOk
= 0x02000000,
359 TBINwComplete
= 0x01000000,
362 EnableBist
= (1 << 15), // 8168 8101
363 Mac_dbgo_oe
= (1 << 14), // 8168 8101
364 Normal_mode
= (1 << 13), // unused
365 Force_half_dup
= (1 << 12), // 8168 8101
366 Force_rxflow_en
= (1 << 11), // 8168 8101
367 Force_txflow_en
= (1 << 10), // 8168 8101
368 Cxpl_dbg_sel
= (1 << 9), // 8168 8101
369 ASF
= (1 << 8), // 8168 8101
370 PktCntrDisable
= (1 << 7), // 8168 8101
371 Mac_dbgo_sel
= 0x001c, // 8168
376 INTT_0
= 0x0000, // 8168
377 INTT_1
= 0x0001, // 8168
378 INTT_2
= 0x0002, // 8168
379 INTT_3
= 0x0003, // 8168
381 /* rtl8169_PHYstatus */
392 TBILinkOK
= 0x02000000,
394 /* DumpCounterCommand */
398 enum desc_status_bit
{
399 DescOwn
= (1 << 31), /* Descriptor is owned by NIC */
400 RingEnd
= (1 << 30), /* End of descriptor ring */
401 FirstFrag
= (1 << 29), /* First segment of a packet */
402 LastFrag
= (1 << 28), /* Final segment of a packet */
405 LargeSend
= (1 << 27), /* TCP Large Send Offload (TSO) */
406 MSSShift
= 16, /* MSS value position */
407 MSSMask
= 0xfff, /* MSS value + LargeSend bit: 12 bits */
408 IPCS
= (1 << 18), /* Calculate IP checksum */
409 UDPCS
= (1 << 17), /* Calculate UDP/IP checksum */
410 TCPCS
= (1 << 16), /* Calculate TCP/IP checksum */
411 TxVlanTag
= (1 << 17), /* Add VLAN tag */
414 PID1
= (1 << 18), /* Protocol ID bit 1/2 */
415 PID0
= (1 << 17), /* Protocol ID bit 2/2 */
417 #define RxProtoUDP (PID1)
418 #define RxProtoTCP (PID0)
419 #define RxProtoIP (PID1 | PID0)
420 #define RxProtoMask RxProtoIP
422 IPFail
= (1 << 16), /* IP checksum failed */
423 UDPFail
= (1 << 15), /* UDP/IP checksum failed */
424 TCPFail
= (1 << 14), /* TCP/IP checksum failed */
425 RxVlanTag
= (1 << 16), /* VLAN tag available */
428 #define RsvdMask 0x3fffc000
445 u8 __pad
[sizeof(void *) - sizeof(u32
)];
449 RTL_FEATURE_WOL
= (1 << 0),
450 RTL_FEATURE_MSI
= (1 << 1),
451 RTL_FEATURE_GMII
= (1 << 2),
454 struct rtl8169_counters
{
461 __le32 tx_one_collision
;
462 __le32 tx_multi_collision
;
470 struct rtl8169_private
{
471 void __iomem
*mmio_addr
; /* memory map physical address */
472 struct pci_dev
*pci_dev
; /* Index of PCI device */
473 struct net_device
*dev
;
474 struct napi_struct napi
;
475 spinlock_t lock
; /* spin lock flag */
479 u32 cur_rx
; /* Index into the Rx descriptor buffer of next Rx pkt. */
480 u32 cur_tx
; /* Index into the Tx descriptor buffer of next Rx pkt. */
483 struct TxDesc
*TxDescArray
; /* 256-aligned Tx descriptor ring */
484 struct RxDesc
*RxDescArray
; /* 256-aligned Rx descriptor ring */
485 dma_addr_t TxPhyAddr
;
486 dma_addr_t RxPhyAddr
;
487 struct sk_buff
*Rx_skbuff
[NUM_RX_DESC
]; /* Rx data buffers */
488 struct ring_info tx_skb
[NUM_TX_DESC
]; /* Tx data buffers */
491 struct timer_list timer
;
496 int phy_1000_ctrl_reg
;
497 #ifdef CONFIG_R8169_VLAN
498 struct vlan_group
*vlgrp
;
500 int (*set_speed
)(struct net_device
*, u8 autoneg
, u16 speed
, u8 duplex
);
501 int (*get_settings
)(struct net_device
*, struct ethtool_cmd
*);
502 void (*phy_reset_enable
)(void __iomem
*);
503 void (*hw_start
)(struct net_device
*);
504 unsigned int (*phy_reset_pending
)(void __iomem
*);
505 unsigned int (*link_ok
)(void __iomem
*);
506 int (*do_ioctl
)(struct rtl8169_private
*tp
, struct mii_ioctl_data
*data
, int cmd
);
508 struct delayed_work task
;
511 struct mii_if_info mii
;
512 struct rtl8169_counters counters
;
516 MODULE_AUTHOR("Realtek and the Linux r8169 crew <netdev@vger.kernel.org>");
517 MODULE_DESCRIPTION("RealTek RTL-8169 Gigabit Ethernet driver");
518 module_param(rx_copybreak
, int, 0);
519 MODULE_PARM_DESC(rx_copybreak
, "Copy breakpoint for copy-only-tiny-frames");
520 module_param(use_dac
, int, 0);
521 MODULE_PARM_DESC(use_dac
, "Enable PCI DAC. Unsafe on 32 bit PCI slot.");
522 module_param_named(debug
, debug
.msg_enable
, int, 0);
523 MODULE_PARM_DESC(debug
, "Debug verbosity level (0=none, ..., 16=all)");
524 MODULE_LICENSE("GPL");
525 MODULE_VERSION(RTL8169_VERSION
);
527 static int rtl8169_open(struct net_device
*dev
);
528 static netdev_tx_t
rtl8169_start_xmit(struct sk_buff
*skb
,
529 struct net_device
*dev
);
530 static irqreturn_t
rtl8169_interrupt(int irq
, void *dev_instance
);
531 static int rtl8169_init_ring(struct net_device
*dev
);
532 static void rtl_hw_start(struct net_device
*dev
);
533 static int rtl8169_close(struct net_device
*dev
);
534 static void rtl_set_rx_mode(struct net_device
*dev
);
535 static void rtl8169_tx_timeout(struct net_device
*dev
);
536 static struct net_device_stats
*rtl8169_get_stats(struct net_device
*dev
);
537 static int rtl8169_rx_interrupt(struct net_device
*, struct rtl8169_private
*,
538 void __iomem
*, u32 budget
);
539 static int rtl8169_change_mtu(struct net_device
*dev
, int new_mtu
);
540 static void rtl8169_down(struct net_device
*dev
);
541 static void rtl8169_rx_clear(struct rtl8169_private
*tp
);
542 static int rtl8169_poll(struct napi_struct
*napi
, int budget
);
544 static const unsigned int rtl8169_rx_config
=
545 (RX_FIFO_THRESH
<< RxCfgFIFOShift
) | (RX_DMA_BURST
<< RxCfgDMAShift
);
547 static void mdio_write(void __iomem
*ioaddr
, int reg_addr
, int value
)
551 RTL_W32(PHYAR
, 0x80000000 | (reg_addr
& 0x1f) << 16 | (value
& 0xffff));
553 for (i
= 20; i
> 0; i
--) {
555 * Check if the RTL8169 has completed writing to the specified
558 if (!(RTL_R32(PHYAR
) & 0x80000000))
563 * According to hardware specs a 20us delay is required after write
564 * complete indication, but before sending next command.
569 static int mdio_read(void __iomem
*ioaddr
, int reg_addr
)
573 RTL_W32(PHYAR
, 0x0 | (reg_addr
& 0x1f) << 16);
575 for (i
= 20; i
> 0; i
--) {
577 * Check if the RTL8169 has completed retrieving data from
578 * the specified MII register.
580 if (RTL_R32(PHYAR
) & 0x80000000) {
581 value
= RTL_R32(PHYAR
) & 0xffff;
587 * According to hardware specs a 20us delay is required after read
588 * complete indication, but before sending next command.
595 static void mdio_patch(void __iomem
*ioaddr
, int reg_addr
, int value
)
597 mdio_write(ioaddr
, reg_addr
, mdio_read(ioaddr
, reg_addr
) | value
);
600 static void mdio_plus_minus(void __iomem
*ioaddr
, int reg_addr
, int p
, int m
)
604 val
= mdio_read(ioaddr
, reg_addr
);
605 mdio_write(ioaddr
, reg_addr
, (val
| p
) & ~m
);
608 static void rtl_mdio_write(struct net_device
*dev
, int phy_id
, int location
,
611 struct rtl8169_private
*tp
= netdev_priv(dev
);
612 void __iomem
*ioaddr
= tp
->mmio_addr
;
614 mdio_write(ioaddr
, location
, val
);
617 static int rtl_mdio_read(struct net_device
*dev
, int phy_id
, int location
)
619 struct rtl8169_private
*tp
= netdev_priv(dev
);
620 void __iomem
*ioaddr
= tp
->mmio_addr
;
622 return mdio_read(ioaddr
, location
);
625 static void rtl_ephy_write(void __iomem
*ioaddr
, int reg_addr
, int value
)
629 RTL_W32(EPHYAR
, EPHYAR_WRITE_CMD
| (value
& EPHYAR_DATA_MASK
) |
630 (reg_addr
& EPHYAR_REG_MASK
) << EPHYAR_REG_SHIFT
);
632 for (i
= 0; i
< 100; i
++) {
633 if (!(RTL_R32(EPHYAR
) & EPHYAR_FLAG
))
639 static u16
rtl_ephy_read(void __iomem
*ioaddr
, int reg_addr
)
644 RTL_W32(EPHYAR
, (reg_addr
& EPHYAR_REG_MASK
) << EPHYAR_REG_SHIFT
);
646 for (i
= 0; i
< 100; i
++) {
647 if (RTL_R32(EPHYAR
) & EPHYAR_FLAG
) {
648 value
= RTL_R32(EPHYAR
) & EPHYAR_DATA_MASK
;
657 static void rtl_csi_write(void __iomem
*ioaddr
, int addr
, int value
)
661 RTL_W32(CSIDR
, value
);
662 RTL_W32(CSIAR
, CSIAR_WRITE_CMD
| (addr
& CSIAR_ADDR_MASK
) |
663 CSIAR_BYTE_ENABLE
<< CSIAR_BYTE_ENABLE_SHIFT
);
665 for (i
= 0; i
< 100; i
++) {
666 if (!(RTL_R32(CSIAR
) & CSIAR_FLAG
))
672 static u32
rtl_csi_read(void __iomem
*ioaddr
, int addr
)
677 RTL_W32(CSIAR
, (addr
& CSIAR_ADDR_MASK
) |
678 CSIAR_BYTE_ENABLE
<< CSIAR_BYTE_ENABLE_SHIFT
);
680 for (i
= 0; i
< 100; i
++) {
681 if (RTL_R32(CSIAR
) & CSIAR_FLAG
) {
682 value
= RTL_R32(CSIDR
);
691 static u8
rtl8168d_efuse_read(void __iomem
*ioaddr
, int reg_addr
)
696 RTL_W32(EFUSEAR
, (reg_addr
& EFUSEAR_REG_MASK
) << EFUSEAR_REG_SHIFT
);
698 for (i
= 0; i
< 300; i
++) {
699 if (RTL_R32(EFUSEAR
) & EFUSEAR_FLAG
) {
700 value
= RTL_R32(EFUSEAR
) & EFUSEAR_DATA_MASK
;
709 static void rtl8169_irq_mask_and_ack(void __iomem
*ioaddr
)
711 RTL_W16(IntrMask
, 0x0000);
713 RTL_W16(IntrStatus
, 0xffff);
716 static void rtl8169_asic_down(void __iomem
*ioaddr
)
718 RTL_W8(ChipCmd
, 0x00);
719 rtl8169_irq_mask_and_ack(ioaddr
);
723 static unsigned int rtl8169_tbi_reset_pending(void __iomem
*ioaddr
)
725 return RTL_R32(TBICSR
) & TBIReset
;
728 static unsigned int rtl8169_xmii_reset_pending(void __iomem
*ioaddr
)
730 return mdio_read(ioaddr
, MII_BMCR
) & BMCR_RESET
;
733 static unsigned int rtl8169_tbi_link_ok(void __iomem
*ioaddr
)
735 return RTL_R32(TBICSR
) & TBILinkOk
;
738 static unsigned int rtl8169_xmii_link_ok(void __iomem
*ioaddr
)
740 return RTL_R8(PHYstatus
) & LinkStatus
;
743 static void rtl8169_tbi_reset_enable(void __iomem
*ioaddr
)
745 RTL_W32(TBICSR
, RTL_R32(TBICSR
) | TBIReset
);
748 static void rtl8169_xmii_reset_enable(void __iomem
*ioaddr
)
752 val
= mdio_read(ioaddr
, MII_BMCR
) | BMCR_RESET
;
753 mdio_write(ioaddr
, MII_BMCR
, val
& 0xffff);
756 static void rtl8169_check_link_status(struct net_device
*dev
,
757 struct rtl8169_private
*tp
,
758 void __iomem
*ioaddr
)
762 spin_lock_irqsave(&tp
->lock
, flags
);
763 if (tp
->link_ok(ioaddr
)) {
764 /* This is to cancel a scheduled suspend if there's one. */
765 pm_request_resume(&tp
->pci_dev
->dev
);
766 netif_carrier_on(dev
);
767 netif_info(tp
, ifup
, dev
, "link up\n");
769 netif_carrier_off(dev
);
770 netif_info(tp
, ifdown
, dev
, "link down\n");
771 pm_schedule_suspend(&tp
->pci_dev
->dev
, 100);
773 spin_unlock_irqrestore(&tp
->lock
, flags
);
776 #define WAKE_ANY (WAKE_PHY | WAKE_MAGIC | WAKE_UCAST | WAKE_BCAST | WAKE_MCAST)
778 static u32
__rtl8169_get_wol(struct rtl8169_private
*tp
)
780 void __iomem
*ioaddr
= tp
->mmio_addr
;
784 options
= RTL_R8(Config1
);
785 if (!(options
& PMEnable
))
788 options
= RTL_R8(Config3
);
789 if (options
& LinkUp
)
791 if (options
& MagicPacket
)
792 wolopts
|= WAKE_MAGIC
;
794 options
= RTL_R8(Config5
);
796 wolopts
|= WAKE_UCAST
;
798 wolopts
|= WAKE_BCAST
;
800 wolopts
|= WAKE_MCAST
;
805 static void rtl8169_get_wol(struct net_device
*dev
, struct ethtool_wolinfo
*wol
)
807 struct rtl8169_private
*tp
= netdev_priv(dev
);
809 spin_lock_irq(&tp
->lock
);
811 wol
->supported
= WAKE_ANY
;
812 wol
->wolopts
= __rtl8169_get_wol(tp
);
814 spin_unlock_irq(&tp
->lock
);
817 static void __rtl8169_set_wol(struct rtl8169_private
*tp
, u32 wolopts
)
819 void __iomem
*ioaddr
= tp
->mmio_addr
;
821 static const struct {
826 { WAKE_ANY
, Config1
, PMEnable
},
827 { WAKE_PHY
, Config3
, LinkUp
},
828 { WAKE_MAGIC
, Config3
, MagicPacket
},
829 { WAKE_UCAST
, Config5
, UWF
},
830 { WAKE_BCAST
, Config5
, BWF
},
831 { WAKE_MCAST
, Config5
, MWF
},
832 { WAKE_ANY
, Config5
, LanWake
}
835 RTL_W8(Cfg9346
, Cfg9346_Unlock
);
837 for (i
= 0; i
< ARRAY_SIZE(cfg
); i
++) {
838 u8 options
= RTL_R8(cfg
[i
].reg
) & ~cfg
[i
].mask
;
839 if (wolopts
& cfg
[i
].opt
)
840 options
|= cfg
[i
].mask
;
841 RTL_W8(cfg
[i
].reg
, options
);
844 RTL_W8(Cfg9346
, Cfg9346_Lock
);
847 static int rtl8169_set_wol(struct net_device
*dev
, struct ethtool_wolinfo
*wol
)
849 struct rtl8169_private
*tp
= netdev_priv(dev
);
851 spin_lock_irq(&tp
->lock
);
854 tp
->features
|= RTL_FEATURE_WOL
;
856 tp
->features
&= ~RTL_FEATURE_WOL
;
857 __rtl8169_set_wol(tp
, wol
->wolopts
);
858 spin_unlock_irq(&tp
->lock
);
860 device_set_wakeup_enable(&tp
->pci_dev
->dev
, wol
->wolopts
);
865 static void rtl8169_get_drvinfo(struct net_device
*dev
,
866 struct ethtool_drvinfo
*info
)
868 struct rtl8169_private
*tp
= netdev_priv(dev
);
870 strcpy(info
->driver
, MODULENAME
);
871 strcpy(info
->version
, RTL8169_VERSION
);
872 strcpy(info
->bus_info
, pci_name(tp
->pci_dev
));
875 static int rtl8169_get_regs_len(struct net_device
*dev
)
877 return R8169_REGS_SIZE
;
880 static int rtl8169_set_speed_tbi(struct net_device
*dev
,
881 u8 autoneg
, u16 speed
, u8 duplex
)
883 struct rtl8169_private
*tp
= netdev_priv(dev
);
884 void __iomem
*ioaddr
= tp
->mmio_addr
;
888 reg
= RTL_R32(TBICSR
);
889 if ((autoneg
== AUTONEG_DISABLE
) && (speed
== SPEED_1000
) &&
890 (duplex
== DUPLEX_FULL
)) {
891 RTL_W32(TBICSR
, reg
& ~(TBINwEnable
| TBINwRestart
));
892 } else if (autoneg
== AUTONEG_ENABLE
)
893 RTL_W32(TBICSR
, reg
| TBINwEnable
| TBINwRestart
);
895 netif_warn(tp
, link
, dev
,
896 "incorrect speed setting refused in TBI mode\n");
903 static int rtl8169_set_speed_xmii(struct net_device
*dev
,
904 u8 autoneg
, u16 speed
, u8 duplex
)
906 struct rtl8169_private
*tp
= netdev_priv(dev
);
907 void __iomem
*ioaddr
= tp
->mmio_addr
;
910 if (autoneg
== AUTONEG_ENABLE
) {
913 auto_nego
= mdio_read(ioaddr
, MII_ADVERTISE
);
914 auto_nego
|= (ADVERTISE_10HALF
| ADVERTISE_10FULL
|
915 ADVERTISE_100HALF
| ADVERTISE_100FULL
);
916 auto_nego
|= ADVERTISE_PAUSE_CAP
| ADVERTISE_PAUSE_ASYM
;
918 giga_ctrl
= mdio_read(ioaddr
, MII_CTRL1000
);
919 giga_ctrl
&= ~(ADVERTISE_1000FULL
| ADVERTISE_1000HALF
);
921 /* The 8100e/8101e/8102e do Fast Ethernet only. */
922 if ((tp
->mac_version
!= RTL_GIGA_MAC_VER_07
) &&
923 (tp
->mac_version
!= RTL_GIGA_MAC_VER_08
) &&
924 (tp
->mac_version
!= RTL_GIGA_MAC_VER_09
) &&
925 (tp
->mac_version
!= RTL_GIGA_MAC_VER_10
) &&
926 (tp
->mac_version
!= RTL_GIGA_MAC_VER_13
) &&
927 (tp
->mac_version
!= RTL_GIGA_MAC_VER_14
) &&
928 (tp
->mac_version
!= RTL_GIGA_MAC_VER_15
) &&
929 (tp
->mac_version
!= RTL_GIGA_MAC_VER_16
)) {
930 giga_ctrl
|= ADVERTISE_1000FULL
| ADVERTISE_1000HALF
;
932 netif_info(tp
, link
, dev
,
933 "PHY does not support 1000Mbps\n");
936 bmcr
= BMCR_ANENABLE
| BMCR_ANRESTART
;
938 if ((tp
->mac_version
== RTL_GIGA_MAC_VER_11
) ||
939 (tp
->mac_version
== RTL_GIGA_MAC_VER_12
) ||
940 (tp
->mac_version
>= RTL_GIGA_MAC_VER_17
)) {
943 * Vendor specific (0x1f) and reserved (0x0e) MII
946 mdio_write(ioaddr
, 0x1f, 0x0000);
947 mdio_write(ioaddr
, 0x0e, 0x0000);
950 mdio_write(ioaddr
, MII_ADVERTISE
, auto_nego
);
951 mdio_write(ioaddr
, MII_CTRL1000
, giga_ctrl
);
955 if (speed
== SPEED_10
)
957 else if (speed
== SPEED_100
)
958 bmcr
= BMCR_SPEED100
;
962 if (duplex
== DUPLEX_FULL
)
963 bmcr
|= BMCR_FULLDPLX
;
965 mdio_write(ioaddr
, 0x1f, 0x0000);
968 tp
->phy_1000_ctrl_reg
= giga_ctrl
;
970 mdio_write(ioaddr
, MII_BMCR
, bmcr
);
972 if ((tp
->mac_version
== RTL_GIGA_MAC_VER_02
) ||
973 (tp
->mac_version
== RTL_GIGA_MAC_VER_03
)) {
974 if ((speed
== SPEED_100
) && (autoneg
!= AUTONEG_ENABLE
)) {
975 mdio_write(ioaddr
, 0x17, 0x2138);
976 mdio_write(ioaddr
, 0x0e, 0x0260);
978 mdio_write(ioaddr
, 0x17, 0x2108);
979 mdio_write(ioaddr
, 0x0e, 0x0000);
986 static int rtl8169_set_speed(struct net_device
*dev
,
987 u8 autoneg
, u16 speed
, u8 duplex
)
989 struct rtl8169_private
*tp
= netdev_priv(dev
);
992 ret
= tp
->set_speed(dev
, autoneg
, speed
, duplex
);
994 if (netif_running(dev
) && (tp
->phy_1000_ctrl_reg
& ADVERTISE_1000FULL
))
995 mod_timer(&tp
->timer
, jiffies
+ RTL8169_PHY_TIMEOUT
);
1000 static int rtl8169_set_settings(struct net_device
*dev
, struct ethtool_cmd
*cmd
)
1002 struct rtl8169_private
*tp
= netdev_priv(dev
);
1003 unsigned long flags
;
1006 spin_lock_irqsave(&tp
->lock
, flags
);
1007 ret
= rtl8169_set_speed(dev
, cmd
->autoneg
, cmd
->speed
, cmd
->duplex
);
1008 spin_unlock_irqrestore(&tp
->lock
, flags
);
1013 static u32
rtl8169_get_rx_csum(struct net_device
*dev
)
1015 struct rtl8169_private
*tp
= netdev_priv(dev
);
1017 return tp
->cp_cmd
& RxChkSum
;
1020 static int rtl8169_set_rx_csum(struct net_device
*dev
, u32 data
)
1022 struct rtl8169_private
*tp
= netdev_priv(dev
);
1023 void __iomem
*ioaddr
= tp
->mmio_addr
;
1024 unsigned long flags
;
1026 spin_lock_irqsave(&tp
->lock
, flags
);
1029 tp
->cp_cmd
|= RxChkSum
;
1031 tp
->cp_cmd
&= ~RxChkSum
;
1033 RTL_W16(CPlusCmd
, tp
->cp_cmd
);
1036 spin_unlock_irqrestore(&tp
->lock
, flags
);
1041 #ifdef CONFIG_R8169_VLAN
1043 static inline u32
rtl8169_tx_vlan_tag(struct rtl8169_private
*tp
,
1044 struct sk_buff
*skb
)
1046 return (tp
->vlgrp
&& vlan_tx_tag_present(skb
)) ?
1047 TxVlanTag
| swab16(vlan_tx_tag_get(skb
)) : 0x00;
1050 static void rtl8169_vlan_rx_register(struct net_device
*dev
,
1051 struct vlan_group
*grp
)
1053 struct rtl8169_private
*tp
= netdev_priv(dev
);
1054 void __iomem
*ioaddr
= tp
->mmio_addr
;
1055 unsigned long flags
;
1057 spin_lock_irqsave(&tp
->lock
, flags
);
1060 * Do not disable RxVlan on 8110SCd.
1062 if (tp
->vlgrp
|| (tp
->mac_version
== RTL_GIGA_MAC_VER_05
))
1063 tp
->cp_cmd
|= RxVlan
;
1065 tp
->cp_cmd
&= ~RxVlan
;
1066 RTL_W16(CPlusCmd
, tp
->cp_cmd
);
1068 spin_unlock_irqrestore(&tp
->lock
, flags
);
1071 static int rtl8169_rx_vlan_skb(struct rtl8169_private
*tp
, struct RxDesc
*desc
,
1072 struct sk_buff
*skb
, int polling
)
1074 u32 opts2
= le32_to_cpu(desc
->opts2
);
1075 struct vlan_group
*vlgrp
= tp
->vlgrp
;
1078 if (vlgrp
&& (opts2
& RxVlanTag
)) {
1079 __vlan_hwaccel_rx(skb
, vlgrp
, swab16(opts2
& 0xffff), polling
);
1087 #else /* !CONFIG_R8169_VLAN */
1089 static inline u32
rtl8169_tx_vlan_tag(struct rtl8169_private
*tp
,
1090 struct sk_buff
*skb
)
1095 static int rtl8169_rx_vlan_skb(struct rtl8169_private
*tp
, struct RxDesc
*desc
,
1096 struct sk_buff
*skb
, int polling
)
1103 static int rtl8169_gset_tbi(struct net_device
*dev
, struct ethtool_cmd
*cmd
)
1105 struct rtl8169_private
*tp
= netdev_priv(dev
);
1106 void __iomem
*ioaddr
= tp
->mmio_addr
;
1110 SUPPORTED_1000baseT_Full
| SUPPORTED_Autoneg
| SUPPORTED_FIBRE
;
1111 cmd
->port
= PORT_FIBRE
;
1112 cmd
->transceiver
= XCVR_INTERNAL
;
1114 status
= RTL_R32(TBICSR
);
1115 cmd
->advertising
= (status
& TBINwEnable
) ? ADVERTISED_Autoneg
: 0;
1116 cmd
->autoneg
= !!(status
& TBINwEnable
);
1118 cmd
->speed
= SPEED_1000
;
1119 cmd
->duplex
= DUPLEX_FULL
; /* Always set */
1124 static int rtl8169_gset_xmii(struct net_device
*dev
, struct ethtool_cmd
*cmd
)
1126 struct rtl8169_private
*tp
= netdev_priv(dev
);
1128 return mii_ethtool_gset(&tp
->mii
, cmd
);
1131 static int rtl8169_get_settings(struct net_device
*dev
, struct ethtool_cmd
*cmd
)
1133 struct rtl8169_private
*tp
= netdev_priv(dev
);
1134 unsigned long flags
;
1137 spin_lock_irqsave(&tp
->lock
, flags
);
1139 rc
= tp
->get_settings(dev
, cmd
);
1141 spin_unlock_irqrestore(&tp
->lock
, flags
);
1145 static void rtl8169_get_regs(struct net_device
*dev
, struct ethtool_regs
*regs
,
1148 struct rtl8169_private
*tp
= netdev_priv(dev
);
1149 unsigned long flags
;
1151 if (regs
->len
> R8169_REGS_SIZE
)
1152 regs
->len
= R8169_REGS_SIZE
;
1154 spin_lock_irqsave(&tp
->lock
, flags
);
1155 memcpy_fromio(p
, tp
->mmio_addr
, regs
->len
);
1156 spin_unlock_irqrestore(&tp
->lock
, flags
);
1159 static u32
rtl8169_get_msglevel(struct net_device
*dev
)
1161 struct rtl8169_private
*tp
= netdev_priv(dev
);
1163 return tp
->msg_enable
;
1166 static void rtl8169_set_msglevel(struct net_device
*dev
, u32 value
)
1168 struct rtl8169_private
*tp
= netdev_priv(dev
);
1170 tp
->msg_enable
= value
;
1173 static const char rtl8169_gstrings
[][ETH_GSTRING_LEN
] = {
1180 "tx_single_collisions",
1181 "tx_multi_collisions",
1189 static int rtl8169_get_sset_count(struct net_device
*dev
, int sset
)
1193 return ARRAY_SIZE(rtl8169_gstrings
);
1199 static void rtl8169_update_counters(struct net_device
*dev
)
1201 struct rtl8169_private
*tp
= netdev_priv(dev
);
1202 void __iomem
*ioaddr
= tp
->mmio_addr
;
1203 struct rtl8169_counters
*counters
;
1209 * Some chips are unable to dump tally counters when the receiver
1212 if ((RTL_R8(ChipCmd
) & CmdRxEnb
) == 0)
1215 counters
= dma_alloc_coherent(&tp
->pci_dev
->dev
, sizeof(*counters
),
1216 &paddr
, GFP_KERNEL
);
1220 RTL_W32(CounterAddrHigh
, (u64
)paddr
>> 32);
1221 cmd
= (u64
)paddr
& DMA_BIT_MASK(32);
1222 RTL_W32(CounterAddrLow
, cmd
);
1223 RTL_W32(CounterAddrLow
, cmd
| CounterDump
);
1226 if ((RTL_R32(CounterAddrLow
) & CounterDump
) == 0) {
1227 /* copy updated counters */
1228 memcpy(&tp
->counters
, counters
, sizeof(*counters
));
1234 RTL_W32(CounterAddrLow
, 0);
1235 RTL_W32(CounterAddrHigh
, 0);
1237 dma_free_coherent(&tp
->pci_dev
->dev
, sizeof(*counters
), counters
,
1241 static void rtl8169_get_ethtool_stats(struct net_device
*dev
,
1242 struct ethtool_stats
*stats
, u64
*data
)
1244 struct rtl8169_private
*tp
= netdev_priv(dev
);
1248 rtl8169_update_counters(dev
);
1250 data
[0] = le64_to_cpu(tp
->counters
.tx_packets
);
1251 data
[1] = le64_to_cpu(tp
->counters
.rx_packets
);
1252 data
[2] = le64_to_cpu(tp
->counters
.tx_errors
);
1253 data
[3] = le32_to_cpu(tp
->counters
.rx_errors
);
1254 data
[4] = le16_to_cpu(tp
->counters
.rx_missed
);
1255 data
[5] = le16_to_cpu(tp
->counters
.align_errors
);
1256 data
[6] = le32_to_cpu(tp
->counters
.tx_one_collision
);
1257 data
[7] = le32_to_cpu(tp
->counters
.tx_multi_collision
);
1258 data
[8] = le64_to_cpu(tp
->counters
.rx_unicast
);
1259 data
[9] = le64_to_cpu(tp
->counters
.rx_broadcast
);
1260 data
[10] = le32_to_cpu(tp
->counters
.rx_multicast
);
1261 data
[11] = le16_to_cpu(tp
->counters
.tx_aborted
);
1262 data
[12] = le16_to_cpu(tp
->counters
.tx_underun
);
1265 static void rtl8169_get_strings(struct net_device
*dev
, u32 stringset
, u8
*data
)
1269 memcpy(data
, *rtl8169_gstrings
, sizeof(rtl8169_gstrings
));
1274 static const struct ethtool_ops rtl8169_ethtool_ops
= {
1275 .get_drvinfo
= rtl8169_get_drvinfo
,
1276 .get_regs_len
= rtl8169_get_regs_len
,
1277 .get_link
= ethtool_op_get_link
,
1278 .get_settings
= rtl8169_get_settings
,
1279 .set_settings
= rtl8169_set_settings
,
1280 .get_msglevel
= rtl8169_get_msglevel
,
1281 .set_msglevel
= rtl8169_set_msglevel
,
1282 .get_rx_csum
= rtl8169_get_rx_csum
,
1283 .set_rx_csum
= rtl8169_set_rx_csum
,
1284 .set_tx_csum
= ethtool_op_set_tx_csum
,
1285 .set_sg
= ethtool_op_set_sg
,
1286 .set_tso
= ethtool_op_set_tso
,
1287 .get_regs
= rtl8169_get_regs
,
1288 .get_wol
= rtl8169_get_wol
,
1289 .set_wol
= rtl8169_set_wol
,
1290 .get_strings
= rtl8169_get_strings
,
1291 .get_sset_count
= rtl8169_get_sset_count
,
1292 .get_ethtool_stats
= rtl8169_get_ethtool_stats
,
1295 static void rtl8169_get_mac_version(struct rtl8169_private
*tp
,
1296 void __iomem
*ioaddr
)
1299 * The driver currently handles the 8168Bf and the 8168Be identically
1300 * but they can be identified more specifically through the test below
1303 * (RTL_R32(TxConfig) & 0x700000) == 0x500000 ? 8168Bf : 8168Be
1305 * Same thing for the 8101Eb and the 8101Ec:
1307 * (RTL_R32(TxConfig) & 0x700000) == 0x200000 ? 8101Eb : 8101Ec
1309 static const struct {
1315 { 0x7cf00000, 0x28300000, RTL_GIGA_MAC_VER_26
},
1316 { 0x7cf00000, 0x28100000, RTL_GIGA_MAC_VER_25
},
1317 { 0x7c800000, 0x28800000, RTL_GIGA_MAC_VER_27
},
1318 { 0x7c800000, 0x28000000, RTL_GIGA_MAC_VER_26
},
1321 { 0x7cf00000, 0x3cb00000, RTL_GIGA_MAC_VER_24
},
1322 { 0x7cf00000, 0x3c900000, RTL_GIGA_MAC_VER_23
},
1323 { 0x7cf00000, 0x3c800000, RTL_GIGA_MAC_VER_18
},
1324 { 0x7c800000, 0x3c800000, RTL_GIGA_MAC_VER_24
},
1325 { 0x7cf00000, 0x3c000000, RTL_GIGA_MAC_VER_19
},
1326 { 0x7cf00000, 0x3c200000, RTL_GIGA_MAC_VER_20
},
1327 { 0x7cf00000, 0x3c300000, RTL_GIGA_MAC_VER_21
},
1328 { 0x7cf00000, 0x3c400000, RTL_GIGA_MAC_VER_22
},
1329 { 0x7c800000, 0x3c000000, RTL_GIGA_MAC_VER_22
},
1332 { 0x7cf00000, 0x38000000, RTL_GIGA_MAC_VER_12
},
1333 { 0x7cf00000, 0x38500000, RTL_GIGA_MAC_VER_17
},
1334 { 0x7c800000, 0x38000000, RTL_GIGA_MAC_VER_17
},
1335 { 0x7c800000, 0x30000000, RTL_GIGA_MAC_VER_11
},
1338 { 0x7cf00000, 0x34a00000, RTL_GIGA_MAC_VER_09
},
1339 { 0x7cf00000, 0x24a00000, RTL_GIGA_MAC_VER_09
},
1340 { 0x7cf00000, 0x34900000, RTL_GIGA_MAC_VER_08
},
1341 { 0x7cf00000, 0x24900000, RTL_GIGA_MAC_VER_08
},
1342 { 0x7cf00000, 0x34800000, RTL_GIGA_MAC_VER_07
},
1343 { 0x7cf00000, 0x24800000, RTL_GIGA_MAC_VER_07
},
1344 { 0x7cf00000, 0x34000000, RTL_GIGA_MAC_VER_13
},
1345 { 0x7cf00000, 0x34300000, RTL_GIGA_MAC_VER_10
},
1346 { 0x7cf00000, 0x34200000, RTL_GIGA_MAC_VER_16
},
1347 { 0x7c800000, 0x34800000, RTL_GIGA_MAC_VER_09
},
1348 { 0x7c800000, 0x24800000, RTL_GIGA_MAC_VER_09
},
1349 { 0x7c800000, 0x34000000, RTL_GIGA_MAC_VER_16
},
1350 { 0xfc800000, 0x38800000, RTL_GIGA_MAC_VER_15
},
1351 { 0xfc800000, 0x30800000, RTL_GIGA_MAC_VER_14
},
1354 { 0xfc800000, 0x98000000, RTL_GIGA_MAC_VER_06
},
1355 { 0xfc800000, 0x18000000, RTL_GIGA_MAC_VER_05
},
1356 { 0xfc800000, 0x10000000, RTL_GIGA_MAC_VER_04
},
1357 { 0xfc800000, 0x04000000, RTL_GIGA_MAC_VER_03
},
1358 { 0xfc800000, 0x00800000, RTL_GIGA_MAC_VER_02
},
1359 { 0xfc800000, 0x00000000, RTL_GIGA_MAC_VER_01
},
1362 { 0x00000000, 0x00000000, RTL_GIGA_MAC_NONE
}
1366 reg
= RTL_R32(TxConfig
);
1367 while ((reg
& p
->mask
) != p
->val
)
1369 tp
->mac_version
= p
->mac_version
;
1372 static void rtl8169_print_mac_version(struct rtl8169_private
*tp
)
1374 dprintk("mac_version = 0x%02x\n", tp
->mac_version
);
1382 static void rtl_phy_write(void __iomem
*ioaddr
, const struct phy_reg
*regs
, int len
)
1385 mdio_write(ioaddr
, regs
->reg
, regs
->val
);
1390 static void rtl8169s_hw_phy_config(void __iomem
*ioaddr
)
1392 static const struct phy_reg phy_reg_init
[] = {
1454 rtl_phy_write(ioaddr
, phy_reg_init
, ARRAY_SIZE(phy_reg_init
));
1457 static void rtl8169sb_hw_phy_config(void __iomem
*ioaddr
)
1459 static const struct phy_reg phy_reg_init
[] = {
1465 rtl_phy_write(ioaddr
, phy_reg_init
, ARRAY_SIZE(phy_reg_init
));
1468 static void rtl8169scd_hw_phy_config_quirk(struct rtl8169_private
*tp
,
1469 void __iomem
*ioaddr
)
1471 struct pci_dev
*pdev
= tp
->pci_dev
;
1472 u16 vendor_id
, device_id
;
1474 pci_read_config_word(pdev
, PCI_SUBSYSTEM_VENDOR_ID
, &vendor_id
);
1475 pci_read_config_word(pdev
, PCI_SUBSYSTEM_ID
, &device_id
);
1477 if ((vendor_id
!= PCI_VENDOR_ID_GIGABYTE
) || (device_id
!= 0xe000))
1480 mdio_write(ioaddr
, 0x1f, 0x0001);
1481 mdio_write(ioaddr
, 0x10, 0xf01b);
1482 mdio_write(ioaddr
, 0x1f, 0x0000);
1485 static void rtl8169scd_hw_phy_config(struct rtl8169_private
*tp
,
1486 void __iomem
*ioaddr
)
1488 static const struct phy_reg phy_reg_init
[] = {
1528 rtl_phy_write(ioaddr
, phy_reg_init
, ARRAY_SIZE(phy_reg_init
));
1530 rtl8169scd_hw_phy_config_quirk(tp
, ioaddr
);
1533 static void rtl8169sce_hw_phy_config(void __iomem
*ioaddr
)
1535 static const struct phy_reg phy_reg_init
[] = {
1583 rtl_phy_write(ioaddr
, phy_reg_init
, ARRAY_SIZE(phy_reg_init
));
1586 static void rtl8168bb_hw_phy_config(void __iomem
*ioaddr
)
1588 static const struct phy_reg phy_reg_init
[] = {
1593 mdio_write(ioaddr
, 0x1f, 0x0001);
1594 mdio_patch(ioaddr
, 0x16, 1 << 0);
1596 rtl_phy_write(ioaddr
, phy_reg_init
, ARRAY_SIZE(phy_reg_init
));
1599 static void rtl8168bef_hw_phy_config(void __iomem
*ioaddr
)
1601 static const struct phy_reg phy_reg_init
[] = {
1607 rtl_phy_write(ioaddr
, phy_reg_init
, ARRAY_SIZE(phy_reg_init
));
1610 static void rtl8168cp_1_hw_phy_config(void __iomem
*ioaddr
)
1612 static const struct phy_reg phy_reg_init
[] = {
1620 rtl_phy_write(ioaddr
, phy_reg_init
, ARRAY_SIZE(phy_reg_init
));
1623 static void rtl8168cp_2_hw_phy_config(void __iomem
*ioaddr
)
1625 static const struct phy_reg phy_reg_init
[] = {
1631 mdio_write(ioaddr
, 0x1f, 0x0000);
1632 mdio_patch(ioaddr
, 0x14, 1 << 5);
1633 mdio_patch(ioaddr
, 0x0d, 1 << 5);
1635 rtl_phy_write(ioaddr
, phy_reg_init
, ARRAY_SIZE(phy_reg_init
));
1638 static void rtl8168c_1_hw_phy_config(void __iomem
*ioaddr
)
1640 static const struct phy_reg phy_reg_init
[] = {
1660 rtl_phy_write(ioaddr
, phy_reg_init
, ARRAY_SIZE(phy_reg_init
));
1662 mdio_patch(ioaddr
, 0x14, 1 << 5);
1663 mdio_patch(ioaddr
, 0x0d, 1 << 5);
1664 mdio_write(ioaddr
, 0x1f, 0x0000);
1667 static void rtl8168c_2_hw_phy_config(void __iomem
*ioaddr
)
1669 static const struct phy_reg phy_reg_init
[] = {
1687 rtl_phy_write(ioaddr
, phy_reg_init
, ARRAY_SIZE(phy_reg_init
));
1689 mdio_patch(ioaddr
, 0x16, 1 << 0);
1690 mdio_patch(ioaddr
, 0x14, 1 << 5);
1691 mdio_patch(ioaddr
, 0x0d, 1 << 5);
1692 mdio_write(ioaddr
, 0x1f, 0x0000);
1695 static void rtl8168c_3_hw_phy_config(void __iomem
*ioaddr
)
1697 static const struct phy_reg phy_reg_init
[] = {
1709 rtl_phy_write(ioaddr
, phy_reg_init
, ARRAY_SIZE(phy_reg_init
));
1711 mdio_patch(ioaddr
, 0x16, 1 << 0);
1712 mdio_patch(ioaddr
, 0x14, 1 << 5);
1713 mdio_patch(ioaddr
, 0x0d, 1 << 5);
1714 mdio_write(ioaddr
, 0x1f, 0x0000);
1717 static void rtl8168c_4_hw_phy_config(void __iomem
*ioaddr
)
1719 rtl8168c_3_hw_phy_config(ioaddr
);
1722 static void rtl8168d_1_hw_phy_config(void __iomem
*ioaddr
)
1724 static const struct phy_reg phy_reg_init_0
[] = {
1743 static const struct phy_reg phy_reg_init_1
[] = {
1750 static const struct phy_reg phy_reg_init_2
[] = {
2106 rtl_phy_write(ioaddr
, phy_reg_init_0
, ARRAY_SIZE(phy_reg_init_0
));
2108 mdio_write(ioaddr
, 0x1f, 0x0002);
2109 mdio_plus_minus(ioaddr
, 0x0b, 0x0010, 0x00ef);
2110 mdio_plus_minus(ioaddr
, 0x0c, 0xa200, 0x5d00);
2112 rtl_phy_write(ioaddr
, phy_reg_init_1
, ARRAY_SIZE(phy_reg_init_1
));
2114 if (rtl8168d_efuse_read(ioaddr
, 0x01) == 0xb1) {
2115 static const struct phy_reg phy_reg_init
[] = {
2125 rtl_phy_write(ioaddr
, phy_reg_init
, ARRAY_SIZE(phy_reg_init
));
2127 val
= mdio_read(ioaddr
, 0x0d);
2129 if ((val
& 0x00ff) != 0x006c) {
2130 static const u32 set
[] = {
2131 0x0065, 0x0066, 0x0067, 0x0068,
2132 0x0069, 0x006a, 0x006b, 0x006c
2136 mdio_write(ioaddr
, 0x1f, 0x0002);
2139 for (i
= 0; i
< ARRAY_SIZE(set
); i
++)
2140 mdio_write(ioaddr
, 0x0d, val
| set
[i
]);
2143 static const struct phy_reg phy_reg_init
[] = {
2151 rtl_phy_write(ioaddr
, phy_reg_init
, ARRAY_SIZE(phy_reg_init
));
2154 mdio_write(ioaddr
, 0x1f, 0x0002);
2155 mdio_patch(ioaddr
, 0x0d, 0x0300);
2156 mdio_patch(ioaddr
, 0x0f, 0x0010);
2158 mdio_write(ioaddr
, 0x1f, 0x0002);
2159 mdio_plus_minus(ioaddr
, 0x02, 0x0100, 0x0600);
2160 mdio_plus_minus(ioaddr
, 0x03, 0x0000, 0xe000);
2162 rtl_phy_write(ioaddr
, phy_reg_init_2
, ARRAY_SIZE(phy_reg_init_2
));
2165 static void rtl8168d_2_hw_phy_config(void __iomem
*ioaddr
)
2167 static const struct phy_reg phy_reg_init_0
[] = {
2192 static const struct phy_reg phy_reg_init_1
[] = {
2505 rtl_phy_write(ioaddr
, phy_reg_init_0
, ARRAY_SIZE(phy_reg_init_0
));
2507 if (rtl8168d_efuse_read(ioaddr
, 0x01) == 0xb1) {
2508 static const struct phy_reg phy_reg_init
[] = {
2519 rtl_phy_write(ioaddr
, phy_reg_init
, ARRAY_SIZE(phy_reg_init
));
2521 val
= mdio_read(ioaddr
, 0x0d);
2522 if ((val
& 0x00ff) != 0x006c) {
2524 0x0065, 0x0066, 0x0067, 0x0068,
2525 0x0069, 0x006a, 0x006b, 0x006c
2529 mdio_write(ioaddr
, 0x1f, 0x0002);
2532 for (i
= 0; i
< ARRAY_SIZE(set
); i
++)
2533 mdio_write(ioaddr
, 0x0d, val
| set
[i
]);
2536 static const struct phy_reg phy_reg_init
[] = {
2544 rtl_phy_write(ioaddr
, phy_reg_init
, ARRAY_SIZE(phy_reg_init
));
2547 mdio_write(ioaddr
, 0x1f, 0x0002);
2548 mdio_plus_minus(ioaddr
, 0x02, 0x0100, 0x0600);
2549 mdio_plus_minus(ioaddr
, 0x03, 0x0000, 0xe000);
2551 mdio_write(ioaddr
, 0x1f, 0x0001);
2552 mdio_write(ioaddr
, 0x17, 0x0cc0);
2554 mdio_write(ioaddr
, 0x1f, 0x0002);
2555 mdio_patch(ioaddr
, 0x0f, 0x0017);
2557 rtl_phy_write(ioaddr
, phy_reg_init_1
, ARRAY_SIZE(phy_reg_init_1
));
2560 static void rtl8168d_3_hw_phy_config(void __iomem
*ioaddr
)
2562 static const struct phy_reg phy_reg_init
[] = {
2618 rtl_phy_write(ioaddr
, phy_reg_init
, ARRAY_SIZE(phy_reg_init
));
2621 static void rtl8102e_hw_phy_config(void __iomem
*ioaddr
)
2623 static const struct phy_reg phy_reg_init
[] = {
2630 mdio_write(ioaddr
, 0x1f, 0x0000);
2631 mdio_patch(ioaddr
, 0x11, 1 << 12);
2632 mdio_patch(ioaddr
, 0x19, 1 << 13);
2633 mdio_patch(ioaddr
, 0x10, 1 << 15);
2635 rtl_phy_write(ioaddr
, phy_reg_init
, ARRAY_SIZE(phy_reg_init
));
2638 static void rtl_hw_phy_config(struct net_device
*dev
)
2640 struct rtl8169_private
*tp
= netdev_priv(dev
);
2641 void __iomem
*ioaddr
= tp
->mmio_addr
;
2643 rtl8169_print_mac_version(tp
);
2645 switch (tp
->mac_version
) {
2646 case RTL_GIGA_MAC_VER_01
:
2648 case RTL_GIGA_MAC_VER_02
:
2649 case RTL_GIGA_MAC_VER_03
:
2650 rtl8169s_hw_phy_config(ioaddr
);
2652 case RTL_GIGA_MAC_VER_04
:
2653 rtl8169sb_hw_phy_config(ioaddr
);
2655 case RTL_GIGA_MAC_VER_05
:
2656 rtl8169scd_hw_phy_config(tp
, ioaddr
);
2658 case RTL_GIGA_MAC_VER_06
:
2659 rtl8169sce_hw_phy_config(ioaddr
);
2661 case RTL_GIGA_MAC_VER_07
:
2662 case RTL_GIGA_MAC_VER_08
:
2663 case RTL_GIGA_MAC_VER_09
:
2664 rtl8102e_hw_phy_config(ioaddr
);
2666 case RTL_GIGA_MAC_VER_11
:
2667 rtl8168bb_hw_phy_config(ioaddr
);
2669 case RTL_GIGA_MAC_VER_12
:
2670 rtl8168bef_hw_phy_config(ioaddr
);
2672 case RTL_GIGA_MAC_VER_17
:
2673 rtl8168bef_hw_phy_config(ioaddr
);
2675 case RTL_GIGA_MAC_VER_18
:
2676 rtl8168cp_1_hw_phy_config(ioaddr
);
2678 case RTL_GIGA_MAC_VER_19
:
2679 rtl8168c_1_hw_phy_config(ioaddr
);
2681 case RTL_GIGA_MAC_VER_20
:
2682 rtl8168c_2_hw_phy_config(ioaddr
);
2684 case RTL_GIGA_MAC_VER_21
:
2685 rtl8168c_3_hw_phy_config(ioaddr
);
2687 case RTL_GIGA_MAC_VER_22
:
2688 rtl8168c_4_hw_phy_config(ioaddr
);
2690 case RTL_GIGA_MAC_VER_23
:
2691 case RTL_GIGA_MAC_VER_24
:
2692 rtl8168cp_2_hw_phy_config(ioaddr
);
2694 case RTL_GIGA_MAC_VER_25
:
2695 rtl8168d_1_hw_phy_config(ioaddr
);
2697 case RTL_GIGA_MAC_VER_26
:
2698 rtl8168d_2_hw_phy_config(ioaddr
);
2700 case RTL_GIGA_MAC_VER_27
:
2701 rtl8168d_3_hw_phy_config(ioaddr
);
2709 static void rtl8169_phy_timer(unsigned long __opaque
)
2711 struct net_device
*dev
= (struct net_device
*)__opaque
;
2712 struct rtl8169_private
*tp
= netdev_priv(dev
);
2713 struct timer_list
*timer
= &tp
->timer
;
2714 void __iomem
*ioaddr
= tp
->mmio_addr
;
2715 unsigned long timeout
= RTL8169_PHY_TIMEOUT
;
2717 assert(tp
->mac_version
> RTL_GIGA_MAC_VER_01
);
2719 if (!(tp
->phy_1000_ctrl_reg
& ADVERTISE_1000FULL
))
2722 spin_lock_irq(&tp
->lock
);
2724 if (tp
->phy_reset_pending(ioaddr
)) {
2726 * A busy loop could burn quite a few cycles on nowadays CPU.
2727 * Let's delay the execution of the timer for a few ticks.
2733 if (tp
->link_ok(ioaddr
))
2736 netif_warn(tp
, link
, dev
, "PHY reset until link up\n");
2738 tp
->phy_reset_enable(ioaddr
);
2741 mod_timer(timer
, jiffies
+ timeout
);
2743 spin_unlock_irq(&tp
->lock
);
2746 static inline void rtl8169_delete_timer(struct net_device
*dev
)
2748 struct rtl8169_private
*tp
= netdev_priv(dev
);
2749 struct timer_list
*timer
= &tp
->timer
;
2751 if (tp
->mac_version
<= RTL_GIGA_MAC_VER_01
)
2754 del_timer_sync(timer
);
2757 static inline void rtl8169_request_timer(struct net_device
*dev
)
2759 struct rtl8169_private
*tp
= netdev_priv(dev
);
2760 struct timer_list
*timer
= &tp
->timer
;
2762 if (tp
->mac_version
<= RTL_GIGA_MAC_VER_01
)
2765 mod_timer(timer
, jiffies
+ RTL8169_PHY_TIMEOUT
);
2768 #ifdef CONFIG_NET_POLL_CONTROLLER
2770 * Polling 'interrupt' - used by things like netconsole to send skbs
2771 * without having to re-enable interrupts. It's not called while
2772 * the interrupt routine is executing.
2774 static void rtl8169_netpoll(struct net_device
*dev
)
2776 struct rtl8169_private
*tp
= netdev_priv(dev
);
2777 struct pci_dev
*pdev
= tp
->pci_dev
;
2779 disable_irq(pdev
->irq
);
2780 rtl8169_interrupt(pdev
->irq
, dev
);
2781 enable_irq(pdev
->irq
);
2785 static void rtl8169_release_board(struct pci_dev
*pdev
, struct net_device
*dev
,
2786 void __iomem
*ioaddr
)
2789 pci_release_regions(pdev
);
2790 pci_clear_mwi(pdev
);
2791 pci_disable_device(pdev
);
2795 static void rtl8169_phy_reset(struct net_device
*dev
,
2796 struct rtl8169_private
*tp
)
2798 void __iomem
*ioaddr
= tp
->mmio_addr
;
2801 tp
->phy_reset_enable(ioaddr
);
2802 for (i
= 0; i
< 100; i
++) {
2803 if (!tp
->phy_reset_pending(ioaddr
))
2807 netif_err(tp
, link
, dev
, "PHY reset failed\n");
2810 static void rtl8169_init_phy(struct net_device
*dev
, struct rtl8169_private
*tp
)
2812 void __iomem
*ioaddr
= tp
->mmio_addr
;
2814 rtl_hw_phy_config(dev
);
2816 if (tp
->mac_version
<= RTL_GIGA_MAC_VER_06
) {
2817 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
2821 pci_write_config_byte(tp
->pci_dev
, PCI_LATENCY_TIMER
, 0x40);
2823 if (tp
->mac_version
<= RTL_GIGA_MAC_VER_06
)
2824 pci_write_config_byte(tp
->pci_dev
, PCI_CACHE_LINE_SIZE
, 0x08);
2826 if (tp
->mac_version
== RTL_GIGA_MAC_VER_02
) {
2827 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
2829 dprintk("Set PHY Reg 0x0bh = 0x00h\n");
2830 mdio_write(ioaddr
, 0x0b, 0x0000); //w 0x0b 15 0 0
2833 rtl8169_phy_reset(dev
, tp
);
2836 * rtl8169_set_speed_xmii takes good care of the Fast Ethernet
2837 * only 8101. Don't panic.
2839 rtl8169_set_speed(dev
, AUTONEG_ENABLE
, SPEED_1000
, DUPLEX_FULL
);
2841 if (RTL_R8(PHYstatus
) & TBI_Enable
)
2842 netif_info(tp
, link
, dev
, "TBI auto-negotiating\n");
2845 static void rtl_rar_set(struct rtl8169_private
*tp
, u8
*addr
)
2847 void __iomem
*ioaddr
= tp
->mmio_addr
;
2851 low
= addr
[0] | (addr
[1] << 8) | (addr
[2] << 16) | (addr
[3] << 24);
2852 high
= addr
[4] | (addr
[5] << 8);
2854 spin_lock_irq(&tp
->lock
);
2856 RTL_W8(Cfg9346
, Cfg9346_Unlock
);
2858 RTL_W32(MAC4
, high
);
2864 RTL_W8(Cfg9346
, Cfg9346_Lock
);
2866 spin_unlock_irq(&tp
->lock
);
2869 static int rtl_set_mac_address(struct net_device
*dev
, void *p
)
2871 struct rtl8169_private
*tp
= netdev_priv(dev
);
2872 struct sockaddr
*addr
= p
;
2874 if (!is_valid_ether_addr(addr
->sa_data
))
2875 return -EADDRNOTAVAIL
;
2877 memcpy(dev
->dev_addr
, addr
->sa_data
, dev
->addr_len
);
2879 rtl_rar_set(tp
, dev
->dev_addr
);
2884 static int rtl8169_ioctl(struct net_device
*dev
, struct ifreq
*ifr
, int cmd
)
2886 struct rtl8169_private
*tp
= netdev_priv(dev
);
2887 struct mii_ioctl_data
*data
= if_mii(ifr
);
2889 return netif_running(dev
) ? tp
->do_ioctl(tp
, data
, cmd
) : -ENODEV
;
2892 static int rtl_xmii_ioctl(struct rtl8169_private
*tp
, struct mii_ioctl_data
*data
, int cmd
)
2896 data
->phy_id
= 32; /* Internal PHY */
2900 data
->val_out
= mdio_read(tp
->mmio_addr
, data
->reg_num
& 0x1f);
2904 mdio_write(tp
->mmio_addr
, data
->reg_num
& 0x1f, data
->val_in
);
2910 static int rtl_tbi_ioctl(struct rtl8169_private
*tp
, struct mii_ioctl_data
*data
, int cmd
)
2915 static const struct rtl_cfg_info
{
2916 void (*hw_start
)(struct net_device
*);
2917 unsigned int region
;
2923 } rtl_cfg_infos
[] = {
2925 .hw_start
= rtl_hw_start_8169
,
2928 .intr_event
= SYSErr
| LinkChg
| RxOverflow
|
2929 RxFIFOOver
| TxErr
| TxOK
| RxOK
| RxErr
,
2930 .napi_event
= RxFIFOOver
| TxErr
| TxOK
| RxOK
| RxOverflow
,
2931 .features
= RTL_FEATURE_GMII
,
2932 .default_ver
= RTL_GIGA_MAC_VER_01
,
2935 .hw_start
= rtl_hw_start_8168
,
2938 .intr_event
= SYSErr
| LinkChg
| RxOverflow
|
2939 TxErr
| TxOK
| RxOK
| RxErr
,
2940 .napi_event
= TxErr
| TxOK
| RxOK
| RxOverflow
,
2941 .features
= RTL_FEATURE_GMII
| RTL_FEATURE_MSI
,
2942 .default_ver
= RTL_GIGA_MAC_VER_11
,
2945 .hw_start
= rtl_hw_start_8101
,
2948 .intr_event
= SYSErr
| LinkChg
| RxOverflow
| PCSTimeout
|
2949 RxFIFOOver
| TxErr
| TxOK
| RxOK
| RxErr
,
2950 .napi_event
= RxFIFOOver
| TxErr
| TxOK
| RxOK
| RxOverflow
,
2951 .features
= RTL_FEATURE_MSI
,
2952 .default_ver
= RTL_GIGA_MAC_VER_13
,
2956 /* Cfg9346_Unlock assumed. */
2957 static unsigned rtl_try_msi(struct pci_dev
*pdev
, void __iomem
*ioaddr
,
2958 const struct rtl_cfg_info
*cfg
)
2963 cfg2
= RTL_R8(Config2
) & ~MSIEnable
;
2964 if (cfg
->features
& RTL_FEATURE_MSI
) {
2965 if (pci_enable_msi(pdev
)) {
2966 dev_info(&pdev
->dev
, "no MSI. Back to INTx.\n");
2969 msi
= RTL_FEATURE_MSI
;
2972 RTL_W8(Config2
, cfg2
);
2976 static void rtl_disable_msi(struct pci_dev
*pdev
, struct rtl8169_private
*tp
)
2978 if (tp
->features
& RTL_FEATURE_MSI
) {
2979 pci_disable_msi(pdev
);
2980 tp
->features
&= ~RTL_FEATURE_MSI
;
2984 static const struct net_device_ops rtl8169_netdev_ops
= {
2985 .ndo_open
= rtl8169_open
,
2986 .ndo_stop
= rtl8169_close
,
2987 .ndo_get_stats
= rtl8169_get_stats
,
2988 .ndo_start_xmit
= rtl8169_start_xmit
,
2989 .ndo_tx_timeout
= rtl8169_tx_timeout
,
2990 .ndo_validate_addr
= eth_validate_addr
,
2991 .ndo_change_mtu
= rtl8169_change_mtu
,
2992 .ndo_set_mac_address
= rtl_set_mac_address
,
2993 .ndo_do_ioctl
= rtl8169_ioctl
,
2994 .ndo_set_multicast_list
= rtl_set_rx_mode
,
2995 #ifdef CONFIG_R8169_VLAN
2996 .ndo_vlan_rx_register
= rtl8169_vlan_rx_register
,
2998 #ifdef CONFIG_NET_POLL_CONTROLLER
2999 .ndo_poll_controller
= rtl8169_netpoll
,
3004 static int __devinit
3005 rtl8169_init_one(struct pci_dev
*pdev
, const struct pci_device_id
*ent
)
3007 const struct rtl_cfg_info
*cfg
= rtl_cfg_infos
+ ent
->driver_data
;
3008 const unsigned int region
= cfg
->region
;
3009 struct rtl8169_private
*tp
;
3010 struct mii_if_info
*mii
;
3011 struct net_device
*dev
;
3012 void __iomem
*ioaddr
;
3016 if (netif_msg_drv(&debug
)) {
3017 printk(KERN_INFO
"%s Gigabit Ethernet driver %s loaded\n",
3018 MODULENAME
, RTL8169_VERSION
);
3021 dev
= alloc_etherdev(sizeof (*tp
));
3023 if (netif_msg_drv(&debug
))
3024 dev_err(&pdev
->dev
, "unable to alloc new ethernet\n");
3029 SET_NETDEV_DEV(dev
, &pdev
->dev
);
3030 dev
->netdev_ops
= &rtl8169_netdev_ops
;
3031 tp
= netdev_priv(dev
);
3034 tp
->msg_enable
= netif_msg_init(debug
.msg_enable
, R8169_MSG_DEFAULT
);
3038 mii
->mdio_read
= rtl_mdio_read
;
3039 mii
->mdio_write
= rtl_mdio_write
;
3040 mii
->phy_id_mask
= 0x1f;
3041 mii
->reg_num_mask
= 0x1f;
3042 mii
->supports_gmii
= !!(cfg
->features
& RTL_FEATURE_GMII
);
3044 /* enable device (incl. PCI PM wakeup and hotplug setup) */
3045 rc
= pci_enable_device(pdev
);
3047 netif_err(tp
, probe
, dev
, "enable failure\n");
3048 goto err_out_free_dev_1
;
3051 if (pci_set_mwi(pdev
) < 0)
3052 netif_info(tp
, probe
, dev
, "Mem-Wr-Inval unavailable\n");
3054 /* make sure PCI base addr 1 is MMIO */
3055 if (!(pci_resource_flags(pdev
, region
) & IORESOURCE_MEM
)) {
3056 netif_err(tp
, probe
, dev
,
3057 "region #%d not an MMIO resource, aborting\n",
3063 /* check for weird/broken PCI region reporting */
3064 if (pci_resource_len(pdev
, region
) < R8169_REGS_SIZE
) {
3065 netif_err(tp
, probe
, dev
,
3066 "Invalid PCI region size(s), aborting\n");
3071 rc
= pci_request_regions(pdev
, MODULENAME
);
3073 netif_err(tp
, probe
, dev
, "could not request regions\n");
3077 tp
->cp_cmd
= PCIMulRW
| RxChkSum
;
3079 if ((sizeof(dma_addr_t
) > 4) &&
3080 !pci_set_dma_mask(pdev
, DMA_BIT_MASK(64)) && use_dac
) {
3081 tp
->cp_cmd
|= PCIDAC
;
3082 dev
->features
|= NETIF_F_HIGHDMA
;
3084 rc
= pci_set_dma_mask(pdev
, DMA_BIT_MASK(32));
3086 netif_err(tp
, probe
, dev
, "DMA configuration failed\n");
3087 goto err_out_free_res_3
;
3091 /* ioremap MMIO region */
3092 ioaddr
= ioremap(pci_resource_start(pdev
, region
), R8169_REGS_SIZE
);
3094 netif_err(tp
, probe
, dev
, "cannot remap MMIO, aborting\n");
3096 goto err_out_free_res_3
;
3099 tp
->pcie_cap
= pci_find_capability(pdev
, PCI_CAP_ID_EXP
);
3101 netif_info(tp
, probe
, dev
, "no PCI Express capability\n");
3103 RTL_W16(IntrMask
, 0x0000);
3105 /* Soft reset the chip. */
3106 RTL_W8(ChipCmd
, CmdReset
);
3108 /* Check that the chip has finished the reset. */
3109 for (i
= 0; i
< 100; i
++) {
3110 if ((RTL_R8(ChipCmd
) & CmdReset
) == 0)
3112 msleep_interruptible(1);
3115 RTL_W16(IntrStatus
, 0xffff);
3117 pci_set_master(pdev
);
3119 /* Identify chip attached to board */
3120 rtl8169_get_mac_version(tp
, ioaddr
);
3122 /* Use appropriate default if unknown */
3123 if (tp
->mac_version
== RTL_GIGA_MAC_NONE
) {
3124 netif_notice(tp
, probe
, dev
,
3125 "unknown MAC, using family default\n");
3126 tp
->mac_version
= cfg
->default_ver
;
3129 rtl8169_print_mac_version(tp
);
3131 for (i
= 0; i
< ARRAY_SIZE(rtl_chip_info
); i
++) {
3132 if (tp
->mac_version
== rtl_chip_info
[i
].mac_version
)
3135 if (i
== ARRAY_SIZE(rtl_chip_info
)) {
3137 "driver bug, MAC version not found in rtl_chip_info\n");
3142 RTL_W8(Cfg9346
, Cfg9346_Unlock
);
3143 RTL_W8(Config1
, RTL_R8(Config1
) | PMEnable
);
3144 RTL_W8(Config5
, RTL_R8(Config5
) & PMEStatus
);
3145 if ((RTL_R8(Config3
) & (LinkUp
| MagicPacket
)) != 0)
3146 tp
->features
|= RTL_FEATURE_WOL
;
3147 if ((RTL_R8(Config5
) & (UWF
| BWF
| MWF
)) != 0)
3148 tp
->features
|= RTL_FEATURE_WOL
;
3149 tp
->features
|= rtl_try_msi(pdev
, ioaddr
, cfg
);
3150 RTL_W8(Cfg9346
, Cfg9346_Lock
);
3152 if ((tp
->mac_version
<= RTL_GIGA_MAC_VER_06
) &&
3153 (RTL_R8(PHYstatus
) & TBI_Enable
)) {
3154 tp
->set_speed
= rtl8169_set_speed_tbi
;
3155 tp
->get_settings
= rtl8169_gset_tbi
;
3156 tp
->phy_reset_enable
= rtl8169_tbi_reset_enable
;
3157 tp
->phy_reset_pending
= rtl8169_tbi_reset_pending
;
3158 tp
->link_ok
= rtl8169_tbi_link_ok
;
3159 tp
->do_ioctl
= rtl_tbi_ioctl
;
3161 tp
->phy_1000_ctrl_reg
= ADVERTISE_1000FULL
; /* Implied by TBI */
3163 tp
->set_speed
= rtl8169_set_speed_xmii
;
3164 tp
->get_settings
= rtl8169_gset_xmii
;
3165 tp
->phy_reset_enable
= rtl8169_xmii_reset_enable
;
3166 tp
->phy_reset_pending
= rtl8169_xmii_reset_pending
;
3167 tp
->link_ok
= rtl8169_xmii_link_ok
;
3168 tp
->do_ioctl
= rtl_xmii_ioctl
;
3171 spin_lock_init(&tp
->lock
);
3173 tp
->mmio_addr
= ioaddr
;
3175 /* Get MAC address */
3176 for (i
= 0; i
< MAC_ADDR_LEN
; i
++)
3177 dev
->dev_addr
[i
] = RTL_R8(MAC0
+ i
);
3178 memcpy(dev
->perm_addr
, dev
->dev_addr
, dev
->addr_len
);
3180 SET_ETHTOOL_OPS(dev
, &rtl8169_ethtool_ops
);
3181 dev
->watchdog_timeo
= RTL8169_TX_TIMEOUT
;
3182 dev
->irq
= pdev
->irq
;
3183 dev
->base_addr
= (unsigned long) ioaddr
;
3185 netif_napi_add(dev
, &tp
->napi
, rtl8169_poll
, R8169_NAPI_WEIGHT
);
3187 #ifdef CONFIG_R8169_VLAN
3188 dev
->features
|= NETIF_F_HW_VLAN_TX
| NETIF_F_HW_VLAN_RX
;
3191 tp
->intr_mask
= 0xffff;
3192 tp
->align
= cfg
->align
;
3193 tp
->hw_start
= cfg
->hw_start
;
3194 tp
->intr_event
= cfg
->intr_event
;
3195 tp
->napi_event
= cfg
->napi_event
;
3197 init_timer(&tp
->timer
);
3198 tp
->timer
.data
= (unsigned long) dev
;
3199 tp
->timer
.function
= rtl8169_phy_timer
;
3201 rc
= register_netdev(dev
);
3205 pci_set_drvdata(pdev
, dev
);
3207 netif_info(tp
, probe
, dev
, "%s at 0x%lx, %pM, XID %08x IRQ %d\n",
3208 rtl_chip_info
[tp
->chipset
].name
,
3209 dev
->base_addr
, dev
->dev_addr
,
3210 (u32
)(RTL_R32(TxConfig
) & 0x9cf0f8ff), dev
->irq
);
3212 rtl8169_init_phy(dev
, tp
);
3215 * Pretend we are using VLANs; This bypasses a nasty bug where
3216 * Interrupts stop flowing on high load on 8110SCd controllers.
3218 if (tp
->mac_version
== RTL_GIGA_MAC_VER_05
)
3219 RTL_W16(CPlusCmd
, RTL_R16(CPlusCmd
) | RxVlan
);
3221 device_set_wakeup_enable(&pdev
->dev
, tp
->features
& RTL_FEATURE_WOL
);
3223 if (pci_dev_run_wake(pdev
))
3224 pm_runtime_put_noidle(&pdev
->dev
);
3230 rtl_disable_msi(pdev
, tp
);
3233 pci_release_regions(pdev
);
3235 pci_clear_mwi(pdev
);
3236 pci_disable_device(pdev
);
3242 static void __devexit
rtl8169_remove_one(struct pci_dev
*pdev
)
3244 struct net_device
*dev
= pci_get_drvdata(pdev
);
3245 struct rtl8169_private
*tp
= netdev_priv(dev
);
3247 flush_scheduled_work();
3249 unregister_netdev(dev
);
3251 if (pci_dev_run_wake(pdev
))
3252 pm_runtime_get_noresume(&pdev
->dev
);
3254 /* restore original MAC address */
3255 rtl_rar_set(tp
, dev
->perm_addr
);
3257 rtl_disable_msi(pdev
, tp
);
3258 rtl8169_release_board(pdev
, dev
, tp
->mmio_addr
);
3259 pci_set_drvdata(pdev
, NULL
);
3262 static void rtl8169_set_rxbufsize(struct rtl8169_private
*tp
,
3265 unsigned int max_frame
= mtu
+ VLAN_ETH_HLEN
+ ETH_FCS_LEN
;
3267 if (max_frame
!= 16383)
3268 printk(KERN_WARNING PFX
"WARNING! Changing of MTU on this "
3269 "NIC may lead to frame reception errors!\n");
3271 tp
->rx_buf_sz
= (max_frame
> RX_BUF_SIZE
) ? max_frame
: RX_BUF_SIZE
;
3274 static int rtl8169_open(struct net_device
*dev
)
3276 struct rtl8169_private
*tp
= netdev_priv(dev
);
3277 struct pci_dev
*pdev
= tp
->pci_dev
;
3278 int retval
= -ENOMEM
;
3280 pm_runtime_get_sync(&pdev
->dev
);
3283 * Note that we use a magic value here, its wierd I know
3284 * its done because, some subset of rtl8169 hardware suffers from
3285 * a problem in which frames received that are longer than
3286 * the size set in RxMaxSize register return garbage sizes
3287 * when received. To avoid this we need to turn off filtering,
3288 * which is done by setting a value of 16383 in the RxMaxSize register
3289 * and allocating 16k frames to handle the largest possible rx value
3290 * thats what the magic math below does.
3292 rtl8169_set_rxbufsize(tp
, 16383 - VLAN_ETH_HLEN
- ETH_FCS_LEN
);
3295 * Rx and Tx desscriptors needs 256 bytes alignment.
3296 * dma_alloc_coherent provides more.
3298 tp
->TxDescArray
= dma_alloc_coherent(&pdev
->dev
, R8169_TX_RING_BYTES
,
3299 &tp
->TxPhyAddr
, GFP_KERNEL
);
3300 if (!tp
->TxDescArray
)
3301 goto err_pm_runtime_put
;
3303 tp
->RxDescArray
= dma_alloc_coherent(&pdev
->dev
, R8169_RX_RING_BYTES
,
3304 &tp
->RxPhyAddr
, GFP_KERNEL
);
3305 if (!tp
->RxDescArray
)
3308 retval
= rtl8169_init_ring(dev
);
3312 INIT_DELAYED_WORK(&tp
->task
, NULL
);
3316 retval
= request_irq(dev
->irq
, rtl8169_interrupt
,
3317 (tp
->features
& RTL_FEATURE_MSI
) ? 0 : IRQF_SHARED
,
3320 goto err_release_ring_2
;
3322 napi_enable(&tp
->napi
);
3326 rtl8169_request_timer(dev
);
3328 tp
->saved_wolopts
= 0;
3329 pm_runtime_put_noidle(&pdev
->dev
);
3331 rtl8169_check_link_status(dev
, tp
, tp
->mmio_addr
);
3336 rtl8169_rx_clear(tp
);
3338 dma_free_coherent(&pdev
->dev
, R8169_RX_RING_BYTES
, tp
->RxDescArray
,
3340 tp
->RxDescArray
= NULL
;
3342 dma_free_coherent(&pdev
->dev
, R8169_TX_RING_BYTES
, tp
->TxDescArray
,
3344 tp
->TxDescArray
= NULL
;
3346 pm_runtime_put_noidle(&pdev
->dev
);
3350 static void rtl8169_hw_reset(void __iomem
*ioaddr
)
3352 /* Disable interrupts */
3353 rtl8169_irq_mask_and_ack(ioaddr
);
3355 /* Reset the chipset */
3356 RTL_W8(ChipCmd
, CmdReset
);
3362 static void rtl_set_rx_tx_config_registers(struct rtl8169_private
*tp
)
3364 void __iomem
*ioaddr
= tp
->mmio_addr
;
3365 u32 cfg
= rtl8169_rx_config
;
3367 cfg
|= (RTL_R32(RxConfig
) & rtl_chip_info
[tp
->chipset
].RxConfigMask
);
3368 RTL_W32(RxConfig
, cfg
);
3370 /* Set DMA burst size and Interframe Gap Time */
3371 RTL_W32(TxConfig
, (TX_DMA_BURST
<< TxDMAShift
) |
3372 (InterFrameGap
<< TxInterFrameGapShift
));
3375 static void rtl_hw_start(struct net_device
*dev
)
3377 struct rtl8169_private
*tp
= netdev_priv(dev
);
3378 void __iomem
*ioaddr
= tp
->mmio_addr
;
3381 /* Soft reset the chip. */
3382 RTL_W8(ChipCmd
, CmdReset
);
3384 /* Check that the chip has finished the reset. */
3385 for (i
= 0; i
< 100; i
++) {
3386 if ((RTL_R8(ChipCmd
) & CmdReset
) == 0)
3388 msleep_interruptible(1);
3393 netif_start_queue(dev
);
3397 static void rtl_set_rx_tx_desc_registers(struct rtl8169_private
*tp
,
3398 void __iomem
*ioaddr
)
3401 * Magic spell: some iop3xx ARM board needs the TxDescAddrHigh
3402 * register to be written before TxDescAddrLow to work.
3403 * Switching from MMIO to I/O access fixes the issue as well.
3405 RTL_W32(TxDescStartAddrHigh
, ((u64
) tp
->TxPhyAddr
) >> 32);
3406 RTL_W32(TxDescStartAddrLow
, ((u64
) tp
->TxPhyAddr
) & DMA_BIT_MASK(32));
3407 RTL_W32(RxDescAddrHigh
, ((u64
) tp
->RxPhyAddr
) >> 32);
3408 RTL_W32(RxDescAddrLow
, ((u64
) tp
->RxPhyAddr
) & DMA_BIT_MASK(32));
3411 static u16
rtl_rw_cpluscmd(void __iomem
*ioaddr
)
3415 cmd
= RTL_R16(CPlusCmd
);
3416 RTL_W16(CPlusCmd
, cmd
);
3420 static void rtl_set_rx_max_size(void __iomem
*ioaddr
, unsigned int rx_buf_sz
)
3422 /* Low hurts. Let's disable the filtering. */
3423 RTL_W16(RxMaxSize
, rx_buf_sz
+ 1);
3426 static void rtl8169_set_magic_reg(void __iomem
*ioaddr
, unsigned mac_version
)
3428 static const struct {
3433 { RTL_GIGA_MAC_VER_05
, PCI_Clock_33MHz
, 0x000fff00 }, // 8110SCd
3434 { RTL_GIGA_MAC_VER_05
, PCI_Clock_66MHz
, 0x000fffff },
3435 { RTL_GIGA_MAC_VER_06
, PCI_Clock_33MHz
, 0x00ffff00 }, // 8110SCe
3436 { RTL_GIGA_MAC_VER_06
, PCI_Clock_66MHz
, 0x00ffffff }
3441 clk
= RTL_R8(Config2
) & PCI_Clock_66MHz
;
3442 for (i
= 0; i
< ARRAY_SIZE(cfg2_info
); i
++, p
++) {
3443 if ((p
->mac_version
== mac_version
) && (p
->clk
== clk
)) {
3444 RTL_W32(0x7c, p
->val
);
3450 static void rtl_hw_start_8169(struct net_device
*dev
)
3452 struct rtl8169_private
*tp
= netdev_priv(dev
);
3453 void __iomem
*ioaddr
= tp
->mmio_addr
;
3454 struct pci_dev
*pdev
= tp
->pci_dev
;
3456 if (tp
->mac_version
== RTL_GIGA_MAC_VER_05
) {
3457 RTL_W16(CPlusCmd
, RTL_R16(CPlusCmd
) | PCIMulRW
);
3458 pci_write_config_byte(pdev
, PCI_CACHE_LINE_SIZE
, 0x08);
3461 RTL_W8(Cfg9346
, Cfg9346_Unlock
);
3462 if ((tp
->mac_version
== RTL_GIGA_MAC_VER_01
) ||
3463 (tp
->mac_version
== RTL_GIGA_MAC_VER_02
) ||
3464 (tp
->mac_version
== RTL_GIGA_MAC_VER_03
) ||
3465 (tp
->mac_version
== RTL_GIGA_MAC_VER_04
))
3466 RTL_W8(ChipCmd
, CmdTxEnb
| CmdRxEnb
);
3468 RTL_W8(EarlyTxThres
, EarlyTxThld
);
3470 rtl_set_rx_max_size(ioaddr
, tp
->rx_buf_sz
);
3472 if ((tp
->mac_version
== RTL_GIGA_MAC_VER_01
) ||
3473 (tp
->mac_version
== RTL_GIGA_MAC_VER_02
) ||
3474 (tp
->mac_version
== RTL_GIGA_MAC_VER_03
) ||
3475 (tp
->mac_version
== RTL_GIGA_MAC_VER_04
))
3476 rtl_set_rx_tx_config_registers(tp
);
3478 tp
->cp_cmd
|= rtl_rw_cpluscmd(ioaddr
) | PCIMulRW
;
3480 if ((tp
->mac_version
== RTL_GIGA_MAC_VER_02
) ||
3481 (tp
->mac_version
== RTL_GIGA_MAC_VER_03
)) {
3482 dprintk("Set MAC Reg C+CR Offset 0xE0. "
3483 "Bit-3 and bit-14 MUST be 1\n");
3484 tp
->cp_cmd
|= (1 << 14);
3487 RTL_W16(CPlusCmd
, tp
->cp_cmd
);
3489 rtl8169_set_magic_reg(ioaddr
, tp
->mac_version
);
3492 * Undocumented corner. Supposedly:
3493 * (TxTimer << 12) | (TxPackets << 8) | (RxTimer << 4) | RxPackets
3495 RTL_W16(IntrMitigate
, 0x0000);
3497 rtl_set_rx_tx_desc_registers(tp
, ioaddr
);
3499 if ((tp
->mac_version
!= RTL_GIGA_MAC_VER_01
) &&
3500 (tp
->mac_version
!= RTL_GIGA_MAC_VER_02
) &&
3501 (tp
->mac_version
!= RTL_GIGA_MAC_VER_03
) &&
3502 (tp
->mac_version
!= RTL_GIGA_MAC_VER_04
)) {
3503 RTL_W8(ChipCmd
, CmdTxEnb
| CmdRxEnb
);
3504 rtl_set_rx_tx_config_registers(tp
);
3507 RTL_W8(Cfg9346
, Cfg9346_Lock
);
3509 /* Initially a 10 us delay. Turned it into a PCI commit. - FR */
3512 RTL_W32(RxMissed
, 0);
3514 rtl_set_rx_mode(dev
);
3516 /* no early-rx interrupts */
3517 RTL_W16(MultiIntr
, RTL_R16(MultiIntr
) & 0xF000);
3519 /* Enable all known interrupts by setting the interrupt mask. */
3520 RTL_W16(IntrMask
, tp
->intr_event
);
3523 static void rtl_tx_performance_tweak(struct pci_dev
*pdev
, u16 force
)
3525 struct net_device
*dev
= pci_get_drvdata(pdev
);
3526 struct rtl8169_private
*tp
= netdev_priv(dev
);
3527 int cap
= tp
->pcie_cap
;
3532 pci_read_config_word(pdev
, cap
+ PCI_EXP_DEVCTL
, &ctl
);
3533 ctl
= (ctl
& ~PCI_EXP_DEVCTL_READRQ
) | force
;
3534 pci_write_config_word(pdev
, cap
+ PCI_EXP_DEVCTL
, ctl
);
3538 static void rtl_csi_access_enable(void __iomem
*ioaddr
)
3542 csi
= rtl_csi_read(ioaddr
, 0x070c) & 0x00ffffff;
3543 rtl_csi_write(ioaddr
, 0x070c, csi
| 0x27000000);
3547 unsigned int offset
;
3552 static void rtl_ephy_init(void __iomem
*ioaddr
, const struct ephy_info
*e
, int len
)
3557 w
= (rtl_ephy_read(ioaddr
, e
->offset
) & ~e
->mask
) | e
->bits
;
3558 rtl_ephy_write(ioaddr
, e
->offset
, w
);
3563 static void rtl_disable_clock_request(struct pci_dev
*pdev
)
3565 struct net_device
*dev
= pci_get_drvdata(pdev
);
3566 struct rtl8169_private
*tp
= netdev_priv(dev
);
3567 int cap
= tp
->pcie_cap
;
3572 pci_read_config_word(pdev
, cap
+ PCI_EXP_LNKCTL
, &ctl
);
3573 ctl
&= ~PCI_EXP_LNKCTL_CLKREQ_EN
;
3574 pci_write_config_word(pdev
, cap
+ PCI_EXP_LNKCTL
, ctl
);
3578 #define R8168_CPCMD_QUIRK_MASK (\
3589 static void rtl_hw_start_8168bb(void __iomem
*ioaddr
, struct pci_dev
*pdev
)
3591 RTL_W8(Config3
, RTL_R8(Config3
) & ~Beacon_en
);
3593 RTL_W16(CPlusCmd
, RTL_R16(CPlusCmd
) & ~R8168_CPCMD_QUIRK_MASK
);
3595 rtl_tx_performance_tweak(pdev
,
3596 (0x5 << MAX_READ_REQUEST_SHIFT
) | PCI_EXP_DEVCTL_NOSNOOP_EN
);
3599 static void rtl_hw_start_8168bef(void __iomem
*ioaddr
, struct pci_dev
*pdev
)
3601 rtl_hw_start_8168bb(ioaddr
, pdev
);
3603 RTL_W8(EarlyTxThres
, EarlyTxThld
);
3605 RTL_W8(Config4
, RTL_R8(Config4
) & ~(1 << 0));
3608 static void __rtl_hw_start_8168cp(void __iomem
*ioaddr
, struct pci_dev
*pdev
)
3610 RTL_W8(Config1
, RTL_R8(Config1
) | Speed_down
);
3612 RTL_W8(Config3
, RTL_R8(Config3
) & ~Beacon_en
);
3614 rtl_tx_performance_tweak(pdev
, 0x5 << MAX_READ_REQUEST_SHIFT
);
3616 rtl_disable_clock_request(pdev
);
3618 RTL_W16(CPlusCmd
, RTL_R16(CPlusCmd
) & ~R8168_CPCMD_QUIRK_MASK
);
3621 static void rtl_hw_start_8168cp_1(void __iomem
*ioaddr
, struct pci_dev
*pdev
)
3623 static const struct ephy_info e_info_8168cp
[] = {
3624 { 0x01, 0, 0x0001 },
3625 { 0x02, 0x0800, 0x1000 },
3626 { 0x03, 0, 0x0042 },
3627 { 0x06, 0x0080, 0x0000 },
3631 rtl_csi_access_enable(ioaddr
);
3633 rtl_ephy_init(ioaddr
, e_info_8168cp
, ARRAY_SIZE(e_info_8168cp
));
3635 __rtl_hw_start_8168cp(ioaddr
, pdev
);
3638 static void rtl_hw_start_8168cp_2(void __iomem
*ioaddr
, struct pci_dev
*pdev
)
3640 rtl_csi_access_enable(ioaddr
);
3642 RTL_W8(Config3
, RTL_R8(Config3
) & ~Beacon_en
);
3644 rtl_tx_performance_tweak(pdev
, 0x5 << MAX_READ_REQUEST_SHIFT
);
3646 RTL_W16(CPlusCmd
, RTL_R16(CPlusCmd
) & ~R8168_CPCMD_QUIRK_MASK
);
3649 static void rtl_hw_start_8168cp_3(void __iomem
*ioaddr
, struct pci_dev
*pdev
)
3651 rtl_csi_access_enable(ioaddr
);
3653 RTL_W8(Config3
, RTL_R8(Config3
) & ~Beacon_en
);
3656 RTL_W8(DBG_REG
, 0x20);
3658 RTL_W8(EarlyTxThres
, EarlyTxThld
);
3660 rtl_tx_performance_tweak(pdev
, 0x5 << MAX_READ_REQUEST_SHIFT
);
3662 RTL_W16(CPlusCmd
, RTL_R16(CPlusCmd
) & ~R8168_CPCMD_QUIRK_MASK
);
3665 static void rtl_hw_start_8168c_1(void __iomem
*ioaddr
, struct pci_dev
*pdev
)
3667 static const struct ephy_info e_info_8168c_1
[] = {
3668 { 0x02, 0x0800, 0x1000 },
3669 { 0x03, 0, 0x0002 },
3670 { 0x06, 0x0080, 0x0000 }
3673 rtl_csi_access_enable(ioaddr
);
3675 RTL_W8(DBG_REG
, 0x06 | FIX_NAK_1
| FIX_NAK_2
);
3677 rtl_ephy_init(ioaddr
, e_info_8168c_1
, ARRAY_SIZE(e_info_8168c_1
));
3679 __rtl_hw_start_8168cp(ioaddr
, pdev
);
3682 static void rtl_hw_start_8168c_2(void __iomem
*ioaddr
, struct pci_dev
*pdev
)
3684 static const struct ephy_info e_info_8168c_2
[] = {
3685 { 0x01, 0, 0x0001 },
3686 { 0x03, 0x0400, 0x0220 }
3689 rtl_csi_access_enable(ioaddr
);
3691 rtl_ephy_init(ioaddr
, e_info_8168c_2
, ARRAY_SIZE(e_info_8168c_2
));
3693 __rtl_hw_start_8168cp(ioaddr
, pdev
);
3696 static void rtl_hw_start_8168c_3(void __iomem
*ioaddr
, struct pci_dev
*pdev
)
3698 rtl_hw_start_8168c_2(ioaddr
, pdev
);
3701 static void rtl_hw_start_8168c_4(void __iomem
*ioaddr
, struct pci_dev
*pdev
)
3703 rtl_csi_access_enable(ioaddr
);
3705 __rtl_hw_start_8168cp(ioaddr
, pdev
);
3708 static void rtl_hw_start_8168d(void __iomem
*ioaddr
, struct pci_dev
*pdev
)
3710 rtl_csi_access_enable(ioaddr
);
3712 rtl_disable_clock_request(pdev
);
3714 RTL_W8(EarlyTxThres
, EarlyTxThld
);
3716 rtl_tx_performance_tweak(pdev
, 0x5 << MAX_READ_REQUEST_SHIFT
);
3718 RTL_W16(CPlusCmd
, RTL_R16(CPlusCmd
) & ~R8168_CPCMD_QUIRK_MASK
);
3721 static void rtl_hw_start_8168(struct net_device
*dev
)
3723 struct rtl8169_private
*tp
= netdev_priv(dev
);
3724 void __iomem
*ioaddr
= tp
->mmio_addr
;
3725 struct pci_dev
*pdev
= tp
->pci_dev
;
3727 RTL_W8(Cfg9346
, Cfg9346_Unlock
);
3729 RTL_W8(EarlyTxThres
, EarlyTxThld
);
3731 rtl_set_rx_max_size(ioaddr
, tp
->rx_buf_sz
);
3733 tp
->cp_cmd
|= RTL_R16(CPlusCmd
) | PktCntrDisable
| INTT_1
;
3735 RTL_W16(CPlusCmd
, tp
->cp_cmd
);
3737 RTL_W16(IntrMitigate
, 0x5151);
3739 if (tp
->mac_version
== RTL_GIGA_MAC_VER_11
) {
3740 tp
->intr_event
|= RxFIFOOver
| PCSTimeout
;
3741 tp
->intr_event
&= ~RxOverflow
;
3744 rtl_set_rx_tx_desc_registers(tp
, ioaddr
);
3746 rtl_set_rx_mode(dev
);
3748 RTL_W32(TxConfig
, (TX_DMA_BURST
<< TxDMAShift
) |
3749 (InterFrameGap
<< TxInterFrameGapShift
));
3753 switch (tp
->mac_version
) {
3754 case RTL_GIGA_MAC_VER_11
:
3755 rtl_hw_start_8168bb(ioaddr
, pdev
);
3758 case RTL_GIGA_MAC_VER_12
:
3759 case RTL_GIGA_MAC_VER_17
:
3760 rtl_hw_start_8168bef(ioaddr
, pdev
);
3763 case RTL_GIGA_MAC_VER_18
:
3764 rtl_hw_start_8168cp_1(ioaddr
, pdev
);
3767 case RTL_GIGA_MAC_VER_19
:
3768 rtl_hw_start_8168c_1(ioaddr
, pdev
);
3771 case RTL_GIGA_MAC_VER_20
:
3772 rtl_hw_start_8168c_2(ioaddr
, pdev
);
3775 case RTL_GIGA_MAC_VER_21
:
3776 rtl_hw_start_8168c_3(ioaddr
, pdev
);
3779 case RTL_GIGA_MAC_VER_22
:
3780 rtl_hw_start_8168c_4(ioaddr
, pdev
);
3783 case RTL_GIGA_MAC_VER_23
:
3784 rtl_hw_start_8168cp_2(ioaddr
, pdev
);
3787 case RTL_GIGA_MAC_VER_24
:
3788 rtl_hw_start_8168cp_3(ioaddr
, pdev
);
3791 case RTL_GIGA_MAC_VER_25
:
3792 case RTL_GIGA_MAC_VER_26
:
3793 case RTL_GIGA_MAC_VER_27
:
3794 rtl_hw_start_8168d(ioaddr
, pdev
);
3798 printk(KERN_ERR PFX
"%s: unknown chipset (mac_version = %d).\n",
3799 dev
->name
, tp
->mac_version
);
3803 RTL_W8(ChipCmd
, CmdTxEnb
| CmdRxEnb
);
3805 RTL_W8(Cfg9346
, Cfg9346_Lock
);
3807 RTL_W16(MultiIntr
, RTL_R16(MultiIntr
) & 0xF000);
3809 RTL_W16(IntrMask
, tp
->intr_event
);
3812 #define R810X_CPCMD_QUIRK_MASK (\
3824 static void rtl_hw_start_8102e_1(void __iomem
*ioaddr
, struct pci_dev
*pdev
)
3826 static const struct ephy_info e_info_8102e_1
[] = {
3827 { 0x01, 0, 0x6e65 },
3828 { 0x02, 0, 0x091f },
3829 { 0x03, 0, 0xc2f9 },
3830 { 0x06, 0, 0xafb5 },
3831 { 0x07, 0, 0x0e00 },
3832 { 0x19, 0, 0xec80 },
3833 { 0x01, 0, 0x2e65 },
3838 rtl_csi_access_enable(ioaddr
);
3840 RTL_W8(DBG_REG
, FIX_NAK_1
);
3842 rtl_tx_performance_tweak(pdev
, 0x5 << MAX_READ_REQUEST_SHIFT
);
3845 LEDS1
| LEDS0
| Speed_down
| MEMMAP
| IOMAP
| VPD
| PMEnable
);
3846 RTL_W8(Config3
, RTL_R8(Config3
) & ~Beacon_en
);
3848 cfg1
= RTL_R8(Config1
);
3849 if ((cfg1
& LEDS0
) && (cfg1
& LEDS1
))
3850 RTL_W8(Config1
, cfg1
& ~LEDS0
);
3852 RTL_W16(CPlusCmd
, RTL_R16(CPlusCmd
) & ~R810X_CPCMD_QUIRK_MASK
);
3854 rtl_ephy_init(ioaddr
, e_info_8102e_1
, ARRAY_SIZE(e_info_8102e_1
));
3857 static void rtl_hw_start_8102e_2(void __iomem
*ioaddr
, struct pci_dev
*pdev
)
3859 rtl_csi_access_enable(ioaddr
);
3861 rtl_tx_performance_tweak(pdev
, 0x5 << MAX_READ_REQUEST_SHIFT
);
3863 RTL_W8(Config1
, MEMMAP
| IOMAP
| VPD
| PMEnable
);
3864 RTL_W8(Config3
, RTL_R8(Config3
) & ~Beacon_en
);
3866 RTL_W16(CPlusCmd
, RTL_R16(CPlusCmd
) & ~R810X_CPCMD_QUIRK_MASK
);
3869 static void rtl_hw_start_8102e_3(void __iomem
*ioaddr
, struct pci_dev
*pdev
)
3871 rtl_hw_start_8102e_2(ioaddr
, pdev
);
3873 rtl_ephy_write(ioaddr
, 0x03, 0xc2f9);
3876 static void rtl_hw_start_8101(struct net_device
*dev
)
3878 struct rtl8169_private
*tp
= netdev_priv(dev
);
3879 void __iomem
*ioaddr
= tp
->mmio_addr
;
3880 struct pci_dev
*pdev
= tp
->pci_dev
;
3882 if ((tp
->mac_version
== RTL_GIGA_MAC_VER_13
) ||
3883 (tp
->mac_version
== RTL_GIGA_MAC_VER_16
)) {
3884 int cap
= tp
->pcie_cap
;
3887 pci_write_config_word(pdev
, cap
+ PCI_EXP_DEVCTL
,
3888 PCI_EXP_DEVCTL_NOSNOOP_EN
);
3892 switch (tp
->mac_version
) {
3893 case RTL_GIGA_MAC_VER_07
:
3894 rtl_hw_start_8102e_1(ioaddr
, pdev
);
3897 case RTL_GIGA_MAC_VER_08
:
3898 rtl_hw_start_8102e_3(ioaddr
, pdev
);
3901 case RTL_GIGA_MAC_VER_09
:
3902 rtl_hw_start_8102e_2(ioaddr
, pdev
);
3906 RTL_W8(Cfg9346
, Cfg9346_Unlock
);
3908 RTL_W8(EarlyTxThres
, EarlyTxThld
);
3910 rtl_set_rx_max_size(ioaddr
, tp
->rx_buf_sz
);
3912 tp
->cp_cmd
|= rtl_rw_cpluscmd(ioaddr
) | PCIMulRW
;
3914 RTL_W16(CPlusCmd
, tp
->cp_cmd
);
3916 RTL_W16(IntrMitigate
, 0x0000);
3918 rtl_set_rx_tx_desc_registers(tp
, ioaddr
);
3920 RTL_W8(ChipCmd
, CmdTxEnb
| CmdRxEnb
);
3921 rtl_set_rx_tx_config_registers(tp
);
3923 RTL_W8(Cfg9346
, Cfg9346_Lock
);
3927 rtl_set_rx_mode(dev
);
3929 RTL_W8(ChipCmd
, CmdTxEnb
| CmdRxEnb
);
3931 RTL_W16(MultiIntr
, RTL_R16(MultiIntr
) & 0xf000);
3933 RTL_W16(IntrMask
, tp
->intr_event
);
3936 static int rtl8169_change_mtu(struct net_device
*dev
, int new_mtu
)
3938 struct rtl8169_private
*tp
= netdev_priv(dev
);
3941 if (new_mtu
< ETH_ZLEN
|| new_mtu
> SafeMtu
)
3946 if (!netif_running(dev
))
3951 rtl8169_set_rxbufsize(tp
, dev
->mtu
);
3953 ret
= rtl8169_init_ring(dev
);
3957 napi_enable(&tp
->napi
);
3961 rtl8169_request_timer(dev
);
3967 static inline void rtl8169_make_unusable_by_asic(struct RxDesc
*desc
)
3969 desc
->addr
= cpu_to_le64(0x0badbadbadbadbadull
);
3970 desc
->opts1
&= ~cpu_to_le32(DescOwn
| RsvdMask
);
3973 static void rtl8169_free_rx_skb(struct rtl8169_private
*tp
,
3974 struct sk_buff
**sk_buff
, struct RxDesc
*desc
)
3976 struct pci_dev
*pdev
= tp
->pci_dev
;
3978 dma_unmap_single(&pdev
->dev
, le64_to_cpu(desc
->addr
), tp
->rx_buf_sz
,
3979 PCI_DMA_FROMDEVICE
);
3980 dev_kfree_skb(*sk_buff
);
3982 rtl8169_make_unusable_by_asic(desc
);
3985 static inline void rtl8169_mark_to_asic(struct RxDesc
*desc
, u32 rx_buf_sz
)
3987 u32 eor
= le32_to_cpu(desc
->opts1
) & RingEnd
;
3989 desc
->opts1
= cpu_to_le32(DescOwn
| eor
| rx_buf_sz
);
3992 static inline void rtl8169_map_to_asic(struct RxDesc
*desc
, dma_addr_t mapping
,
3995 desc
->addr
= cpu_to_le64(mapping
);
3997 rtl8169_mark_to_asic(desc
, rx_buf_sz
);
4000 static struct sk_buff
*rtl8169_alloc_rx_skb(struct pci_dev
*pdev
,
4001 struct net_device
*dev
,
4002 struct RxDesc
*desc
, int rx_buf_sz
,
4003 unsigned int align
, gfp_t gfp
)
4005 struct sk_buff
*skb
;
4009 pad
= align
? align
: NET_IP_ALIGN
;
4011 skb
= __netdev_alloc_skb(dev
, rx_buf_sz
+ pad
, gfp
);
4015 skb_reserve(skb
, align
? ((pad
- 1) & (unsigned long)skb
->data
) : pad
);
4017 mapping
= dma_map_single(&pdev
->dev
, skb
->data
, rx_buf_sz
,
4018 PCI_DMA_FROMDEVICE
);
4020 rtl8169_map_to_asic(desc
, mapping
, rx_buf_sz
);
4025 rtl8169_make_unusable_by_asic(desc
);
4029 static void rtl8169_rx_clear(struct rtl8169_private
*tp
)
4033 for (i
= 0; i
< NUM_RX_DESC
; i
++) {
4034 if (tp
->Rx_skbuff
[i
]) {
4035 rtl8169_free_rx_skb(tp
, tp
->Rx_skbuff
+ i
,
4036 tp
->RxDescArray
+ i
);
4041 static u32
rtl8169_rx_fill(struct rtl8169_private
*tp
, struct net_device
*dev
,
4042 u32 start
, u32 end
, gfp_t gfp
)
4046 for (cur
= start
; end
- cur
!= 0; cur
++) {
4047 struct sk_buff
*skb
;
4048 unsigned int i
= cur
% NUM_RX_DESC
;
4050 WARN_ON((s32
)(end
- cur
) < 0);
4052 if (tp
->Rx_skbuff
[i
])
4055 skb
= rtl8169_alloc_rx_skb(tp
->pci_dev
, dev
,
4056 tp
->RxDescArray
+ i
,
4057 tp
->rx_buf_sz
, tp
->align
, gfp
);
4061 tp
->Rx_skbuff
[i
] = skb
;
4066 static inline void rtl8169_mark_as_last_descriptor(struct RxDesc
*desc
)
4068 desc
->opts1
|= cpu_to_le32(RingEnd
);
4071 static void rtl8169_init_ring_indexes(struct rtl8169_private
*tp
)
4073 tp
->dirty_tx
= tp
->dirty_rx
= tp
->cur_tx
= tp
->cur_rx
= 0;
4076 static int rtl8169_init_ring(struct net_device
*dev
)
4078 struct rtl8169_private
*tp
= netdev_priv(dev
);
4080 rtl8169_init_ring_indexes(tp
);
4082 memset(tp
->tx_skb
, 0x0, NUM_TX_DESC
* sizeof(struct ring_info
));
4083 memset(tp
->Rx_skbuff
, 0x0, NUM_RX_DESC
* sizeof(struct sk_buff
*));
4085 if (rtl8169_rx_fill(tp
, dev
, 0, NUM_RX_DESC
, GFP_KERNEL
) != NUM_RX_DESC
)
4088 rtl8169_mark_as_last_descriptor(tp
->RxDescArray
+ NUM_RX_DESC
- 1);
4093 rtl8169_rx_clear(tp
);
4097 static void rtl8169_unmap_tx_skb(struct pci_dev
*pdev
, struct ring_info
*tx_skb
,
4098 struct TxDesc
*desc
)
4100 unsigned int len
= tx_skb
->len
;
4102 dma_unmap_single(&pdev
->dev
, le64_to_cpu(desc
->addr
), len
,
4110 static void rtl8169_tx_clear(struct rtl8169_private
*tp
)
4114 for (i
= tp
->dirty_tx
; i
< tp
->dirty_tx
+ NUM_TX_DESC
; i
++) {
4115 unsigned int entry
= i
% NUM_TX_DESC
;
4116 struct ring_info
*tx_skb
= tp
->tx_skb
+ entry
;
4117 unsigned int len
= tx_skb
->len
;
4120 struct sk_buff
*skb
= tx_skb
->skb
;
4122 rtl8169_unmap_tx_skb(tp
->pci_dev
, tx_skb
,
4123 tp
->TxDescArray
+ entry
);
4128 tp
->dev
->stats
.tx_dropped
++;
4131 tp
->cur_tx
= tp
->dirty_tx
= 0;
4134 static void rtl8169_schedule_work(struct net_device
*dev
, work_func_t task
)
4136 struct rtl8169_private
*tp
= netdev_priv(dev
);
4138 PREPARE_DELAYED_WORK(&tp
->task
, task
);
4139 schedule_delayed_work(&tp
->task
, 4);
4142 static void rtl8169_wait_for_quiescence(struct net_device
*dev
)
4144 struct rtl8169_private
*tp
= netdev_priv(dev
);
4145 void __iomem
*ioaddr
= tp
->mmio_addr
;
4147 synchronize_irq(dev
->irq
);
4149 /* Wait for any pending NAPI task to complete */
4150 napi_disable(&tp
->napi
);
4152 rtl8169_irq_mask_and_ack(ioaddr
);
4154 tp
->intr_mask
= 0xffff;
4155 RTL_W16(IntrMask
, tp
->intr_event
);
4156 napi_enable(&tp
->napi
);
4159 static void rtl8169_reinit_task(struct work_struct
*work
)
4161 struct rtl8169_private
*tp
=
4162 container_of(work
, struct rtl8169_private
, task
.work
);
4163 struct net_device
*dev
= tp
->dev
;
4168 if (!netif_running(dev
))
4171 rtl8169_wait_for_quiescence(dev
);
4174 ret
= rtl8169_open(dev
);
4175 if (unlikely(ret
< 0)) {
4176 if (net_ratelimit())
4177 netif_err(tp
, drv
, dev
,
4178 "reinit failure (status = %d). Rescheduling\n",
4180 rtl8169_schedule_work(dev
, rtl8169_reinit_task
);
4187 static void rtl8169_reset_task(struct work_struct
*work
)
4189 struct rtl8169_private
*tp
=
4190 container_of(work
, struct rtl8169_private
, task
.work
);
4191 struct net_device
*dev
= tp
->dev
;
4195 if (!netif_running(dev
))
4198 rtl8169_wait_for_quiescence(dev
);
4200 rtl8169_rx_interrupt(dev
, tp
, tp
->mmio_addr
, ~(u32
)0);
4201 rtl8169_tx_clear(tp
);
4203 if (tp
->dirty_rx
== tp
->cur_rx
) {
4204 rtl8169_init_ring_indexes(tp
);
4206 netif_wake_queue(dev
);
4207 rtl8169_check_link_status(dev
, tp
, tp
->mmio_addr
);
4209 if (net_ratelimit())
4210 netif_emerg(tp
, intr
, dev
, "Rx buffers shortage\n");
4211 rtl8169_schedule_work(dev
, rtl8169_reset_task
);
4218 static void rtl8169_tx_timeout(struct net_device
*dev
)
4220 struct rtl8169_private
*tp
= netdev_priv(dev
);
4222 rtl8169_hw_reset(tp
->mmio_addr
);
4224 /* Let's wait a bit while any (async) irq lands on */
4225 rtl8169_schedule_work(dev
, rtl8169_reset_task
);
4228 static int rtl8169_xmit_frags(struct rtl8169_private
*tp
, struct sk_buff
*skb
,
4231 struct skb_shared_info
*info
= skb_shinfo(skb
);
4232 unsigned int cur_frag
, entry
;
4233 struct TxDesc
* uninitialized_var(txd
);
4236 for (cur_frag
= 0; cur_frag
< info
->nr_frags
; cur_frag
++) {
4237 skb_frag_t
*frag
= info
->frags
+ cur_frag
;
4242 entry
= (entry
+ 1) % NUM_TX_DESC
;
4244 txd
= tp
->TxDescArray
+ entry
;
4246 addr
= ((void *) page_address(frag
->page
)) + frag
->page_offset
;
4247 mapping
= dma_map_single(&tp
->pci_dev
->dev
, addr
, len
,
4250 /* anti gcc 2.95.3 bugware (sic) */
4251 status
= opts1
| len
| (RingEnd
* !((entry
+ 1) % NUM_TX_DESC
));
4253 txd
->opts1
= cpu_to_le32(status
);
4254 txd
->addr
= cpu_to_le64(mapping
);
4256 tp
->tx_skb
[entry
].len
= len
;
4260 tp
->tx_skb
[entry
].skb
= skb
;
4261 txd
->opts1
|= cpu_to_le32(LastFrag
);
4267 static inline u32
rtl8169_tso_csum(struct sk_buff
*skb
, struct net_device
*dev
)
4269 if (dev
->features
& NETIF_F_TSO
) {
4270 u32 mss
= skb_shinfo(skb
)->gso_size
;
4273 return LargeSend
| ((mss
& MSSMask
) << MSSShift
);
4275 if (skb
->ip_summed
== CHECKSUM_PARTIAL
) {
4276 const struct iphdr
*ip
= ip_hdr(skb
);
4278 if (ip
->protocol
== IPPROTO_TCP
)
4279 return IPCS
| TCPCS
;
4280 else if (ip
->protocol
== IPPROTO_UDP
)
4281 return IPCS
| UDPCS
;
4282 WARN_ON(1); /* we need a WARN() */
4287 static netdev_tx_t
rtl8169_start_xmit(struct sk_buff
*skb
,
4288 struct net_device
*dev
)
4290 struct rtl8169_private
*tp
= netdev_priv(dev
);
4291 unsigned int frags
, entry
= tp
->cur_tx
% NUM_TX_DESC
;
4292 struct TxDesc
*txd
= tp
->TxDescArray
+ entry
;
4293 void __iomem
*ioaddr
= tp
->mmio_addr
;
4298 if (unlikely(TX_BUFFS_AVAIL(tp
) < skb_shinfo(skb
)->nr_frags
)) {
4299 netif_err(tp
, drv
, dev
, "BUG! Tx Ring full when queue awake!\n");
4303 if (unlikely(le32_to_cpu(txd
->opts1
) & DescOwn
))
4306 opts1
= DescOwn
| rtl8169_tso_csum(skb
, dev
);
4308 frags
= rtl8169_xmit_frags(tp
, skb
, opts1
);
4310 len
= skb_headlen(skb
);
4314 opts1
|= FirstFrag
| LastFrag
;
4315 tp
->tx_skb
[entry
].skb
= skb
;
4318 mapping
= dma_map_single(&tp
->pci_dev
->dev
, skb
->data
, len
,
4321 tp
->tx_skb
[entry
].len
= len
;
4322 txd
->addr
= cpu_to_le64(mapping
);
4323 txd
->opts2
= cpu_to_le32(rtl8169_tx_vlan_tag(tp
, skb
));
4327 /* anti gcc 2.95.3 bugware (sic) */
4328 status
= opts1
| len
| (RingEnd
* !((entry
+ 1) % NUM_TX_DESC
));
4329 txd
->opts1
= cpu_to_le32(status
);
4331 tp
->cur_tx
+= frags
+ 1;
4335 RTL_W8(TxPoll
, NPQ
); /* set polling bit */
4337 if (TX_BUFFS_AVAIL(tp
) < MAX_SKB_FRAGS
) {
4338 netif_stop_queue(dev
);
4340 if (TX_BUFFS_AVAIL(tp
) >= MAX_SKB_FRAGS
)
4341 netif_wake_queue(dev
);
4344 return NETDEV_TX_OK
;
4347 netif_stop_queue(dev
);
4348 dev
->stats
.tx_dropped
++;
4349 return NETDEV_TX_BUSY
;
4352 static void rtl8169_pcierr_interrupt(struct net_device
*dev
)
4354 struct rtl8169_private
*tp
= netdev_priv(dev
);
4355 struct pci_dev
*pdev
= tp
->pci_dev
;
4356 void __iomem
*ioaddr
= tp
->mmio_addr
;
4357 u16 pci_status
, pci_cmd
;
4359 pci_read_config_word(pdev
, PCI_COMMAND
, &pci_cmd
);
4360 pci_read_config_word(pdev
, PCI_STATUS
, &pci_status
);
4362 netif_err(tp
, intr
, dev
, "PCI error (cmd = 0x%04x, status = 0x%04x)\n",
4363 pci_cmd
, pci_status
);
4366 * The recovery sequence below admits a very elaborated explanation:
4367 * - it seems to work;
4368 * - I did not see what else could be done;
4369 * - it makes iop3xx happy.
4371 * Feel free to adjust to your needs.
4373 if (pdev
->broken_parity_status
)
4374 pci_cmd
&= ~PCI_COMMAND_PARITY
;
4376 pci_cmd
|= PCI_COMMAND_SERR
| PCI_COMMAND_PARITY
;
4378 pci_write_config_word(pdev
, PCI_COMMAND
, pci_cmd
);
4380 pci_write_config_word(pdev
, PCI_STATUS
,
4381 pci_status
& (PCI_STATUS_DETECTED_PARITY
|
4382 PCI_STATUS_SIG_SYSTEM_ERROR
| PCI_STATUS_REC_MASTER_ABORT
|
4383 PCI_STATUS_REC_TARGET_ABORT
| PCI_STATUS_SIG_TARGET_ABORT
));
4385 /* The infamous DAC f*ckup only happens at boot time */
4386 if ((tp
->cp_cmd
& PCIDAC
) && !tp
->dirty_rx
&& !tp
->cur_rx
) {
4387 netif_info(tp
, intr
, dev
, "disabling PCI DAC\n");
4388 tp
->cp_cmd
&= ~PCIDAC
;
4389 RTL_W16(CPlusCmd
, tp
->cp_cmd
);
4390 dev
->features
&= ~NETIF_F_HIGHDMA
;
4393 rtl8169_hw_reset(ioaddr
);
4395 rtl8169_schedule_work(dev
, rtl8169_reinit_task
);
4398 static void rtl8169_tx_interrupt(struct net_device
*dev
,
4399 struct rtl8169_private
*tp
,
4400 void __iomem
*ioaddr
)
4402 unsigned int dirty_tx
, tx_left
;
4404 dirty_tx
= tp
->dirty_tx
;
4406 tx_left
= tp
->cur_tx
- dirty_tx
;
4408 while (tx_left
> 0) {
4409 unsigned int entry
= dirty_tx
% NUM_TX_DESC
;
4410 struct ring_info
*tx_skb
= tp
->tx_skb
+ entry
;
4411 u32 len
= tx_skb
->len
;
4415 status
= le32_to_cpu(tp
->TxDescArray
[entry
].opts1
);
4416 if (status
& DescOwn
)
4419 dev
->stats
.tx_bytes
+= len
;
4420 dev
->stats
.tx_packets
++;
4422 rtl8169_unmap_tx_skb(tp
->pci_dev
, tx_skb
, tp
->TxDescArray
+ entry
);
4424 if (status
& LastFrag
) {
4425 dev_kfree_skb(tx_skb
->skb
);
4432 if (tp
->dirty_tx
!= dirty_tx
) {
4433 tp
->dirty_tx
= dirty_tx
;
4435 if (netif_queue_stopped(dev
) &&
4436 (TX_BUFFS_AVAIL(tp
) >= MAX_SKB_FRAGS
)) {
4437 netif_wake_queue(dev
);
4440 * 8168 hack: TxPoll requests are lost when the Tx packets are
4441 * too close. Let's kick an extra TxPoll request when a burst
4442 * of start_xmit activity is detected (if it is not detected,
4443 * it is slow enough). -- FR
4446 if (tp
->cur_tx
!= dirty_tx
)
4447 RTL_W8(TxPoll
, NPQ
);
4451 static inline int rtl8169_fragmented_frame(u32 status
)
4453 return (status
& (FirstFrag
| LastFrag
)) != (FirstFrag
| LastFrag
);
4456 static inline void rtl8169_rx_csum(struct sk_buff
*skb
, u32 opts1
)
4458 u32 status
= opts1
& RxProtoMask
;
4460 if (((status
== RxProtoTCP
) && !(opts1
& TCPFail
)) ||
4461 ((status
== RxProtoUDP
) && !(opts1
& UDPFail
)))
4462 skb
->ip_summed
= CHECKSUM_UNNECESSARY
;
4464 skb
->ip_summed
= CHECKSUM_NONE
;
4467 static inline bool rtl8169_try_rx_copy(struct sk_buff
**sk_buff
,
4468 struct rtl8169_private
*tp
, int pkt_size
,
4471 struct sk_buff
*skb
;
4474 if (pkt_size
>= rx_copybreak
)
4477 skb
= netdev_alloc_skb_ip_align(tp
->dev
, pkt_size
);
4481 dma_sync_single_for_cpu(&tp
->pci_dev
->dev
, addr
, pkt_size
,
4482 PCI_DMA_FROMDEVICE
);
4483 skb_copy_from_linear_data(*sk_buff
, skb
->data
, pkt_size
);
4491 * Warning : rtl8169_rx_interrupt() might be called :
4492 * 1) from NAPI (softirq) context
4493 * (polling = 1 : we should call netif_receive_skb())
4494 * 2) from process context (rtl8169_reset_task())
4495 * (polling = 0 : we must call netif_rx() instead)
4497 static int rtl8169_rx_interrupt(struct net_device
*dev
,
4498 struct rtl8169_private
*tp
,
4499 void __iomem
*ioaddr
, u32 budget
)
4501 unsigned int cur_rx
, rx_left
;
4502 unsigned int delta
, count
;
4503 int polling
= (budget
!= ~(u32
)0) ? 1 : 0;
4505 cur_rx
= tp
->cur_rx
;
4506 rx_left
= NUM_RX_DESC
+ tp
->dirty_rx
- cur_rx
;
4507 rx_left
= min(rx_left
, budget
);
4509 for (; rx_left
> 0; rx_left
--, cur_rx
++) {
4510 unsigned int entry
= cur_rx
% NUM_RX_DESC
;
4511 struct RxDesc
*desc
= tp
->RxDescArray
+ entry
;
4515 status
= le32_to_cpu(desc
->opts1
);
4517 if (status
& DescOwn
)
4519 if (unlikely(status
& RxRES
)) {
4520 netif_info(tp
, rx_err
, dev
, "Rx ERROR. status = %08x\n",
4522 dev
->stats
.rx_errors
++;
4523 if (status
& (RxRWT
| RxRUNT
))
4524 dev
->stats
.rx_length_errors
++;
4526 dev
->stats
.rx_crc_errors
++;
4527 if (status
& RxFOVF
) {
4528 rtl8169_schedule_work(dev
, rtl8169_reset_task
);
4529 dev
->stats
.rx_fifo_errors
++;
4531 rtl8169_mark_to_asic(desc
, tp
->rx_buf_sz
);
4533 struct sk_buff
*skb
= tp
->Rx_skbuff
[entry
];
4534 dma_addr_t addr
= le64_to_cpu(desc
->addr
);
4535 int pkt_size
= (status
& 0x00001FFF) - 4;
4536 struct pci_dev
*pdev
= tp
->pci_dev
;
4539 * The driver does not support incoming fragmented
4540 * frames. They are seen as a symptom of over-mtu
4543 if (unlikely(rtl8169_fragmented_frame(status
))) {
4544 dev
->stats
.rx_dropped
++;
4545 dev
->stats
.rx_length_errors
++;
4546 rtl8169_mark_to_asic(desc
, tp
->rx_buf_sz
);
4550 if (rtl8169_try_rx_copy(&skb
, tp
, pkt_size
, addr
)) {
4551 dma_sync_single_for_device(&pdev
->dev
, addr
,
4552 pkt_size
, PCI_DMA_FROMDEVICE
);
4553 rtl8169_mark_to_asic(desc
, tp
->rx_buf_sz
);
4555 dma_unmap_single(&pdev
->dev
, addr
, tp
->rx_buf_sz
,
4556 PCI_DMA_FROMDEVICE
);
4557 tp
->Rx_skbuff
[entry
] = NULL
;
4560 rtl8169_rx_csum(skb
, status
);
4561 skb_put(skb
, pkt_size
);
4562 skb
->protocol
= eth_type_trans(skb
, dev
);
4564 if (rtl8169_rx_vlan_skb(tp
, desc
, skb
, polling
) < 0) {
4565 if (likely(polling
))
4566 netif_receive_skb(skb
);
4571 dev
->stats
.rx_bytes
+= pkt_size
;
4572 dev
->stats
.rx_packets
++;
4575 if ((desc
->opts2
& cpu_to_le32(0xfffe000)) &&
4576 (tp
->mac_version
== RTL_GIGA_MAC_VER_05
)) {
4582 count
= cur_rx
- tp
->cur_rx
;
4583 tp
->cur_rx
= cur_rx
;
4585 delta
= rtl8169_rx_fill(tp
, dev
, tp
->dirty_rx
, tp
->cur_rx
, GFP_ATOMIC
);
4586 if (!delta
&& count
)
4587 netif_info(tp
, intr
, dev
, "no Rx buffer allocated\n");
4588 tp
->dirty_rx
+= delta
;
4590 if (tp
->dirty_rx
+ NUM_RX_DESC
== tp
->cur_rx
)
4591 netif_emerg(tp
, intr
, dev
, "Rx buffers exhausted\n");
4596 static irqreturn_t
rtl8169_interrupt(int irq
, void *dev_instance
)
4598 struct net_device
*dev
= dev_instance
;
4599 struct rtl8169_private
*tp
= netdev_priv(dev
);
4600 void __iomem
*ioaddr
= tp
->mmio_addr
;
4604 /* loop handling interrupts until we have no new ones or
4605 * we hit a invalid/hotplug case.
4607 status
= RTL_R16(IntrStatus
);
4608 while (status
&& status
!= 0xffff) {
4611 /* Handle all of the error cases first. These will reset
4612 * the chip, so just exit the loop.
4614 if (unlikely(!netif_running(dev
))) {
4615 rtl8169_asic_down(ioaddr
);
4619 if (unlikely(status
& RxFIFOOver
) &&
4620 (tp
->mac_version
== RTL_GIGA_MAC_VER_11
)) {
4621 netif_stop_queue(dev
);
4622 rtl8169_tx_timeout(dev
);
4626 if (unlikely(status
& SYSErr
)) {
4627 rtl8169_pcierr_interrupt(dev
);
4631 if (status
& LinkChg
)
4632 rtl8169_check_link_status(dev
, tp
, ioaddr
);
4634 /* We need to see the lastest version of tp->intr_mask to
4635 * avoid ignoring an MSI interrupt and having to wait for
4636 * another event which may never come.
4639 if (status
& tp
->intr_mask
& tp
->napi_event
) {
4640 RTL_W16(IntrMask
, tp
->intr_event
& ~tp
->napi_event
);
4641 tp
->intr_mask
= ~tp
->napi_event
;
4643 if (likely(napi_schedule_prep(&tp
->napi
)))
4644 __napi_schedule(&tp
->napi
);
4646 netif_info(tp
, intr
, dev
,
4647 "interrupt %04x in poll\n", status
);
4650 /* We only get a new MSI interrupt when all active irq
4651 * sources on the chip have been acknowledged. So, ack
4652 * everything we've seen and check if new sources have become
4653 * active to avoid blocking all interrupts from the chip.
4656 (status
& RxFIFOOver
) ? (status
| RxOverflow
) : status
);
4657 status
= RTL_R16(IntrStatus
);
4660 return IRQ_RETVAL(handled
);
4663 static int rtl8169_poll(struct napi_struct
*napi
, int budget
)
4665 struct rtl8169_private
*tp
= container_of(napi
, struct rtl8169_private
, napi
);
4666 struct net_device
*dev
= tp
->dev
;
4667 void __iomem
*ioaddr
= tp
->mmio_addr
;
4670 work_done
= rtl8169_rx_interrupt(dev
, tp
, ioaddr
, (u32
) budget
);
4671 rtl8169_tx_interrupt(dev
, tp
, ioaddr
);
4673 if (work_done
< budget
) {
4674 napi_complete(napi
);
4676 /* We need for force the visibility of tp->intr_mask
4677 * for other CPUs, as we can loose an MSI interrupt
4678 * and potentially wait for a retransmit timeout if we don't.
4679 * The posted write to IntrMask is safe, as it will
4680 * eventually make it to the chip and we won't loose anything
4683 tp
->intr_mask
= 0xffff;
4685 RTL_W16(IntrMask
, tp
->intr_event
);
4691 static void rtl8169_rx_missed(struct net_device
*dev
, void __iomem
*ioaddr
)
4693 struct rtl8169_private
*tp
= netdev_priv(dev
);
4695 if (tp
->mac_version
> RTL_GIGA_MAC_VER_06
)
4698 dev
->stats
.rx_missed_errors
+= (RTL_R32(RxMissed
) & 0xffffff);
4699 RTL_W32(RxMissed
, 0);
4702 static void rtl8169_down(struct net_device
*dev
)
4704 struct rtl8169_private
*tp
= netdev_priv(dev
);
4705 void __iomem
*ioaddr
= tp
->mmio_addr
;
4706 unsigned int intrmask
;
4708 rtl8169_delete_timer(dev
);
4710 netif_stop_queue(dev
);
4712 napi_disable(&tp
->napi
);
4715 spin_lock_irq(&tp
->lock
);
4717 rtl8169_asic_down(ioaddr
);
4719 rtl8169_rx_missed(dev
, ioaddr
);
4721 spin_unlock_irq(&tp
->lock
);
4723 synchronize_irq(dev
->irq
);
4725 /* Give a racing hard_start_xmit a few cycles to complete. */
4726 synchronize_sched();
4729 * And now for the 50k$ question: are IRQ disabled or not ?
4731 * Two paths lead here:
4733 * -> netif_running() is available to sync the current code and the
4734 * IRQ handler. See rtl8169_interrupt for details.
4735 * 2) dev->change_mtu
4736 * -> rtl8169_poll can not be issued again and re-enable the
4737 * interruptions. Let's simply issue the IRQ down sequence again.
4739 * No loop if hotpluged or major error (0xffff).
4741 intrmask
= RTL_R16(IntrMask
);
4742 if (intrmask
&& (intrmask
!= 0xffff))
4745 rtl8169_tx_clear(tp
);
4747 rtl8169_rx_clear(tp
);
4750 static int rtl8169_close(struct net_device
*dev
)
4752 struct rtl8169_private
*tp
= netdev_priv(dev
);
4753 struct pci_dev
*pdev
= tp
->pci_dev
;
4755 pm_runtime_get_sync(&pdev
->dev
);
4757 /* update counters before going down */
4758 rtl8169_update_counters(dev
);
4762 free_irq(dev
->irq
, dev
);
4764 dma_free_coherent(&pdev
->dev
, R8169_RX_RING_BYTES
, tp
->RxDescArray
,
4766 dma_free_coherent(&pdev
->dev
, R8169_TX_RING_BYTES
, tp
->TxDescArray
,
4768 tp
->TxDescArray
= NULL
;
4769 tp
->RxDescArray
= NULL
;
4771 pm_runtime_put_sync(&pdev
->dev
);
4776 static void rtl_set_rx_mode(struct net_device
*dev
)
4778 struct rtl8169_private
*tp
= netdev_priv(dev
);
4779 void __iomem
*ioaddr
= tp
->mmio_addr
;
4780 unsigned long flags
;
4781 u32 mc_filter
[2]; /* Multicast hash filter */
4785 if (dev
->flags
& IFF_PROMISC
) {
4786 /* Unconditionally log net taps. */
4787 netif_notice(tp
, link
, dev
, "Promiscuous mode enabled\n");
4789 AcceptBroadcast
| AcceptMulticast
| AcceptMyPhys
|
4791 mc_filter
[1] = mc_filter
[0] = 0xffffffff;
4792 } else if ((netdev_mc_count(dev
) > multicast_filter_limit
) ||
4793 (dev
->flags
& IFF_ALLMULTI
)) {
4794 /* Too many to filter perfectly -- accept all multicasts. */
4795 rx_mode
= AcceptBroadcast
| AcceptMulticast
| AcceptMyPhys
;
4796 mc_filter
[1] = mc_filter
[0] = 0xffffffff;
4798 struct netdev_hw_addr
*ha
;
4800 rx_mode
= AcceptBroadcast
| AcceptMyPhys
;
4801 mc_filter
[1] = mc_filter
[0] = 0;
4802 netdev_for_each_mc_addr(ha
, dev
) {
4803 int bit_nr
= ether_crc(ETH_ALEN
, ha
->addr
) >> 26;
4804 mc_filter
[bit_nr
>> 5] |= 1 << (bit_nr
& 31);
4805 rx_mode
|= AcceptMulticast
;
4809 spin_lock_irqsave(&tp
->lock
, flags
);
4811 tmp
= rtl8169_rx_config
| rx_mode
|
4812 (RTL_R32(RxConfig
) & rtl_chip_info
[tp
->chipset
].RxConfigMask
);
4814 if (tp
->mac_version
> RTL_GIGA_MAC_VER_06
) {
4815 u32 data
= mc_filter
[0];
4817 mc_filter
[0] = swab32(mc_filter
[1]);
4818 mc_filter
[1] = swab32(data
);
4821 RTL_W32(MAR0
+ 4, mc_filter
[1]);
4822 RTL_W32(MAR0
+ 0, mc_filter
[0]);
4824 RTL_W32(RxConfig
, tmp
);
4826 spin_unlock_irqrestore(&tp
->lock
, flags
);
4830 * rtl8169_get_stats - Get rtl8169 read/write statistics
4831 * @dev: The Ethernet Device to get statistics for
4833 * Get TX/RX statistics for rtl8169
4835 static struct net_device_stats
*rtl8169_get_stats(struct net_device
*dev
)
4837 struct rtl8169_private
*tp
= netdev_priv(dev
);
4838 void __iomem
*ioaddr
= tp
->mmio_addr
;
4839 unsigned long flags
;
4841 if (netif_running(dev
)) {
4842 spin_lock_irqsave(&tp
->lock
, flags
);
4843 rtl8169_rx_missed(dev
, ioaddr
);
4844 spin_unlock_irqrestore(&tp
->lock
, flags
);
4850 static void rtl8169_net_suspend(struct net_device
*dev
)
4852 if (!netif_running(dev
))
4855 netif_device_detach(dev
);
4856 netif_stop_queue(dev
);
4861 static int rtl8169_suspend(struct device
*device
)
4863 struct pci_dev
*pdev
= to_pci_dev(device
);
4864 struct net_device
*dev
= pci_get_drvdata(pdev
);
4866 rtl8169_net_suspend(dev
);
4871 static void __rtl8169_resume(struct net_device
*dev
)
4873 netif_device_attach(dev
);
4874 rtl8169_schedule_work(dev
, rtl8169_reset_task
);
4877 static int rtl8169_resume(struct device
*device
)
4879 struct pci_dev
*pdev
= to_pci_dev(device
);
4880 struct net_device
*dev
= pci_get_drvdata(pdev
);
4881 struct rtl8169_private
*tp
= netdev_priv(dev
);
4883 rtl8169_init_phy(dev
, tp
);
4885 if (netif_running(dev
))
4886 __rtl8169_resume(dev
);
4891 static int rtl8169_runtime_suspend(struct device
*device
)
4893 struct pci_dev
*pdev
= to_pci_dev(device
);
4894 struct net_device
*dev
= pci_get_drvdata(pdev
);
4895 struct rtl8169_private
*tp
= netdev_priv(dev
);
4897 if (!tp
->TxDescArray
)
4900 spin_lock_irq(&tp
->lock
);
4901 tp
->saved_wolopts
= __rtl8169_get_wol(tp
);
4902 __rtl8169_set_wol(tp
, WAKE_ANY
);
4903 spin_unlock_irq(&tp
->lock
);
4905 rtl8169_net_suspend(dev
);
4910 static int rtl8169_runtime_resume(struct device
*device
)
4912 struct pci_dev
*pdev
= to_pci_dev(device
);
4913 struct net_device
*dev
= pci_get_drvdata(pdev
);
4914 struct rtl8169_private
*tp
= netdev_priv(dev
);
4916 if (!tp
->TxDescArray
)
4919 spin_lock_irq(&tp
->lock
);
4920 __rtl8169_set_wol(tp
, tp
->saved_wolopts
);
4921 tp
->saved_wolopts
= 0;
4922 spin_unlock_irq(&tp
->lock
);
4924 rtl8169_init_phy(dev
, tp
);
4926 __rtl8169_resume(dev
);
4931 static int rtl8169_runtime_idle(struct device
*device
)
4933 struct pci_dev
*pdev
= to_pci_dev(device
);
4934 struct net_device
*dev
= pci_get_drvdata(pdev
);
4935 struct rtl8169_private
*tp
= netdev_priv(dev
);
4937 if (!tp
->TxDescArray
)
4940 rtl8169_check_link_status(dev
, tp
, tp
->mmio_addr
);
4944 static const struct dev_pm_ops rtl8169_pm_ops
= {
4945 .suspend
= rtl8169_suspend
,
4946 .resume
= rtl8169_resume
,
4947 .freeze
= rtl8169_suspend
,
4948 .thaw
= rtl8169_resume
,
4949 .poweroff
= rtl8169_suspend
,
4950 .restore
= rtl8169_resume
,
4951 .runtime_suspend
= rtl8169_runtime_suspend
,
4952 .runtime_resume
= rtl8169_runtime_resume
,
4953 .runtime_idle
= rtl8169_runtime_idle
,
4956 #define RTL8169_PM_OPS (&rtl8169_pm_ops)
4958 #else /* !CONFIG_PM */
4960 #define RTL8169_PM_OPS NULL
4962 #endif /* !CONFIG_PM */
4964 static void rtl_shutdown(struct pci_dev
*pdev
)
4966 struct net_device
*dev
= pci_get_drvdata(pdev
);
4967 struct rtl8169_private
*tp
= netdev_priv(dev
);
4968 void __iomem
*ioaddr
= tp
->mmio_addr
;
4970 rtl8169_net_suspend(dev
);
4972 /* restore original MAC address */
4973 rtl_rar_set(tp
, dev
->perm_addr
);
4975 spin_lock_irq(&tp
->lock
);
4977 rtl8169_asic_down(ioaddr
);
4979 spin_unlock_irq(&tp
->lock
);
4981 if (system_state
== SYSTEM_POWER_OFF
) {
4982 /* WoL fails with some 8168 when the receiver is disabled. */
4983 if (tp
->features
& RTL_FEATURE_WOL
) {
4984 pci_clear_master(pdev
);
4986 RTL_W8(ChipCmd
, CmdRxEnb
);
4991 pci_wake_from_d3(pdev
, true);
4992 pci_set_power_state(pdev
, PCI_D3hot
);
4996 static struct pci_driver rtl8169_pci_driver
= {
4998 .id_table
= rtl8169_pci_tbl
,
4999 .probe
= rtl8169_init_one
,
5000 .remove
= __devexit_p(rtl8169_remove_one
),
5001 .shutdown
= rtl_shutdown
,
5002 .driver
.pm
= RTL8169_PM_OPS
,
5005 static int __init
rtl8169_init_module(void)
5007 return pci_register_driver(&rtl8169_pci_driver
);
5010 static void __exit
rtl8169_cleanup_module(void)
5012 pci_unregister_driver(&rtl8169_pci_driver
);
5015 module_init(rtl8169_init_module
);
5016 module_exit(rtl8169_cleanup_module
);