?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
libsodium update: 1.0.0
[tomato.git] / release / src / include / sbchipc.h
blob634e102fad5491924adf742ae8f17e872d18f544
1 /*
2 * SiliconBackplane Chipcommon core hardware definitions.
3 *
4 * The chipcommon core provides chip identification, SB control,
5 * jtag, 0/1/2 uarts, clock frequency control, a watchdog interrupt timer,
6 * gpio interface, extbus, and support for serial and parallel flashes.
7 *
8 * $Id$
9 * Copyright 2004, Broadcom Corporation
10 * All Rights Reserved.
11 *
12 * THIS SOFTWARE IS OFFERED "AS IS", AND BROADCOM GRANTS NO WARRANTIES OF ANY
13 * KIND, EXPRESS OR IMPLIED, BY STATUTE, COMMUNICATION OR OTHERWISE. BROADCOM
14 * SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS
15 * FOR A SPECIFIC PURPOSE OR NONINFRINGEMENT CONCERNING THIS SOFTWARE.
16 *
17 */
18
19 #ifndef _SBCHIPC_H
20 #define _SBCHIPC_H
21
22
23 #ifndef _LANGUAGE_ASSEMBLY
24
25 /* cpp contortions to concatenate w/arg prescan */
26 #ifndef PAD
27 #define _PADLINE(line) pad ## line
28 #define _XSTR(line) _PADLINE(line)
29 #define PAD _XSTR(__LINE__)
30 #endif /* PAD */
31
32 typedef volatile struct {
33 uint32 chipid; /* 0x0 */
34 uint32 capabilities;
35 uint32 corecontrol; /* corerev >= 1 */
36 uint32 bist;
37
38 /* OTP */
39 uint32 otpstatus; /* 0x10, corerev >= 10 */
40 uint32 otpcontrol;
41 uint32 otpprog;
42 uint32 PAD;
43
44 /* Interrupt control */
45 uint32 intstatus; /* 0x20 */
46 uint32 intmask;
47 uint32 chipcontrol; /* 0x28, rev >= 11 */
48 uint32 chipstatus; /* 0x2c, rev >= 11 */
49
50 /* Jtag Master */
51 uint32 jtagcmd; /* 0x30, rev >= 10 */
52 uint32 jtagir;
53 uint32 jtagdr;
54 uint32 jtagctrl;
55
56 /* serial flash interface registers */
57 uint32 flashcontrol; /* 0x40 */
58 uint32 flashaddress;
59 uint32 flashdata;
60 uint32 PAD[1];
61
62 /* Silicon backplane configuration broadcast control */
63 uint32 broadcastaddress; /* 0x50 */
64 uint32 broadcastdata;
65
66 /* gpio - cleared only by power-on-reset */
67 uint32 gpiopullup; /* 0x58, corerev >= 20 */
68 uint32 gpiopulldown; /* 0x5c, corerev >= 20 */
69 uint32 gpioin; /* 0x60 */
70 uint32 gpioout;
71 uint32 gpioouten;
72 uint32 gpiocontrol;
73 uint32 gpiointpolarity;
74 uint32 gpiointmask;
75
76 /* GPIO events corerev >= 11 */
77 uint32 gpioevent;
78 uint32 gpioeventintmask;
79
80 /* Watchdog timer */
81 uint32 watchdog; /* 0x80 */
82
83 /* GPIO events corerev >= 11 */
84 uint32 gpioeventintpolarity;
85
86 /* GPIO based LED powersave registers corerev >= 16 */
87 uint32 gpiotimerval; /* 0x88 */
88 uint32 gpiotimeroutmask;
89
90 /* clock control */
91 uint32 clockcontrol_n; /* 0x90 */
92 uint32 clockcontrol_sb; /* aka m0 */
93 uint32 clockcontrol_pci; /* aka m1 */
94 uint32 clockcontrol_m2; /* mii/uart/mipsref */
95 uint32 clockcontrol_m3; /* cpu */
96 uint32 clkdiv; /* corerev >= 3 */
97 uint32 PAD[2];
98
99 /* pll delay registers (corerev >= 4) */
100 uint32 pll_on_delay; /* 0xb0 */
101 uint32 fref_sel_delay;
102 uint32 slow_clk_ctl; /* 5 < corerev < 10 */
103 uint32 PAD[1];
104
105 /* Instaclock registers (corerev >= 10) */
106 uint32 system_clk_ctl; /* 0xc0 */
107 uint32 clkstatestretch;
108 uint32 PAD[14];
109
110 /* ExtBus control registers (corerev >= 3) */
111 uint32 pcmcia_config; /* 0x100 */
112 uint32 pcmcia_memwait;
113 uint32 pcmcia_attrwait;
114 uint32 pcmcia_iowait;
115 uint32 ide_config;
116 uint32 ide_memwait;
117 uint32 ide_attrwait;
118 uint32 ide_iowait;
119 uint32 prog_config;
120 uint32 prog_waitcount;
121 uint32 flash_config;
122 uint32 flash_waitcount;
123 uint32 PAD[4];
124
125 /* Enhanced Coexistance Interface (ECI) registers (corerev >= 21) */
126 uint32 eci_output; /* 0x140 */
127 uint32 eci_control;
128 uint32 eci_inputlo;
129 uint32 eci_inputmi;
130 uint32 eci_inputhi;
131 uint32 eci_inputintpolaritylo;
132 uint32 eci_inputintpolaritymi;
133 uint32 eci_inputintpolarityhi;
134 uint32 eci_intmasklo;
135 uint32 eci_intmaskmi;
136 uint32 eci_intmaskhi;
137 uint32 eci_eventlo;
138 uint32 eci_eventmi;
139 uint32 eci_eventhi;
140 uint32 eci_eventmasklo;
141 uint32 eci_eventmaskmi;
142 uint32 eci_eventmaskhi;
143 uint32 PAD[23];
144
145
146 /* Clock control and hardware workarounds (corerev >= 20) */
147 uint32 clk_ctl_st; /* 0x1e0 */
148 uint32 hw_war;
149 uint32 PAD[70];
150
151 /* uarts */
152 uint8 uart0data; /* 0x300 */
153 uint8 uart0imr;
154 uint8 uart0fcr;
155 uint8 uart0lcr;
156 uint8 uart0mcr;
157 uint8 uart0lsr;
158 uint8 uart0msr;
159 uint8 uart0scratch;
160 uint8 PAD[248]; /* corerev >= 1 */
161
162 uint8 uart1data; /* 0x400 */
163 uint8 uart1imr;
164 uint8 uart1fcr;
165 uint8 uart1lcr;
166 uint8 uart1mcr;
167 uint8 uart1lsr;
168 uint8 uart1msr;
169 uint8 uart1scratch;
170 uint32 PAD[126];
171
172 /* PMU registers (corerev >= 20) */
173 uint32 pmucontrol; /* 0x600 */
174 uint32 pmucapabilities;
175 uint32 pmustatus;
176 uint32 res_state;
177 uint32 res_pending;
178 uint32 pmutimer;
179 uint32 min_res_mask;
180 uint32 max_res_mask;
181 uint32 res_table_sel;
182 uint32 res_dep_mask;
183 uint32 res_updn_timer;
184 uint32 res_timer;
185 uint32 clkstretch;
186 uint32 pmuwatchdog;
187 uint32 PAD[2];
188 uint32 res_req_timer_sel;
189 uint32 res_req_timer;
190 uint32 res_req_mask;
191 uint32 PAD;
192 uint32 chipcontrol_addr;
193 uint32 chipcontrol_data;
194 uint32 regcontrol_addr;
195 uint32 regcontrol_data;
196 uint32 pllcontrol_addr;
197 uint32 pllcontrol_data;
198 uint32 PAD[102];
199 uint16 otp[512];
200 } chipcregs_t;
201
202 #endif /* _LANGUAGE_ASSEMBLY */
203
204 #define CC_CHIPID 0
205 #define CC_CAPABILITIES 4
206 #define CC_OTPST 0x10
207 #define CC_CHIPST 0x2c
208 #define CC_JTAGCMD 0x30
209 #define CC_JTAGIR 0x34
210 #define CC_JTAGDR 0x38
211 #define CC_JTAGCTRL 0x3c
212 #define CC_WATCHDOG 0x80
213 #define CC_CLKC_N 0x90
214 #define CC_CLKC_M0 0x94
215 #define CC_CLKC_M1 0x98
216 #define CC_CLKC_M2 0x9c
217 #define CC_CLKC_M3 0xa0
218 #define CC_CLKDIV 0xa4
219 #define CC_SYS_CLK_CTL 0xc0
220 #define CC_CLK_CTL_ST SB_CLK_CTL_ST
221 #define PMU_CTL 0x600
222 #define PMU_CAP 0x604
223 #define PMU_ST 0x608
224 #define PMU_TIMER 0x614
225 #define PMU_MIN_RES_MASK 0x618
226 #define PMU_MAX_RES_MASK 0x61c
227 #define PMU_REG_CONTROL_ADDR 0x658
228 #define PMU_REG_CONTROL_DATA 0x65C
229 #define PMU_PLL_CONTROL_ADDR 0x660
230 #define PMU_PLL_CONTROL_DATA 0x664
231 #define CC_OTP 0x800 /* OTP address space */
232
233 /* chipid */
234 #define CID_ID_MASK 0x0000ffff /* Chip Id mask */
235 #define CID_REV_MASK 0x000f0000 /* Chip Revision mask */
236 #define CID_REV_SHIFT 16 /* Chip Revision shift */
237 #define CID_PKG_MASK 0x00f00000 /* Package Option mask */
238 #define CID_PKG_SHIFT 20 /* Package Option shift */
239 #define CID_CC_MASK 0x0f000000 /* CoreCount (corerev >= 4) */
240 #define CID_CC_SHIFT 24
241
242 /* capabilities */
243 #define CC_CAP_UARTS_MASK 0x00000003 /* Number of uarts */
244 #define CC_CAP_MIPSEB 0x00000004 /* MIPS is in big-endian mode */
245 #define CC_CAP_UCLKSEL 0x00000018 /* UARTs clock select */
246 #define CC_CAP_UINTCLK 0x00000008 /* UARTs are driven by internal divided clock */
247 #define CC_CAP_UARTGPIO 0x00000020 /* UARTs own Gpio's 15:12 */
248 #define CC_CAP_EXTBUS_MASK 0x000000c0 /* External bus mask */
249 #define CC_CAP_EXTBUS_NONE 0x00000000 /* No ExtBus present */
250 #define CC_CAP_EXTBUS_FULL 0x00000040 /* ExtBus: PCMCIA, IDE & Prog */
251 #define CC_CAP_EXTBUS_PROG 0x00000080 /* ExtBus: ProgIf only */
252 #define CC_CAP_FLASH_MASK 0x00000700 /* Type of flash */
253 #define CC_CAP_PLL_MASK 0x00038000 /* Type of PLL */
254 #define CC_CAP_PWR_CTL 0x00040000 /* Power control */
255 #define CC_CAP_OTPSIZE 0x00380000 /* OTP Size (0 = none) */
256 #define CC_CAP_OTPSIZE_SHIFT 19 /* OTP Size shift */
257 #define CC_CAP_OTPSIZE_BASE 5 /* OTP Size base */
258 #define CC_CAP_JTAGP 0x00400000 /* JTAG Master Present */
259 #define CC_CAP_ROM 0x00800000 /* Internal boot rom active */
260 #define CC_CAP_BKPLN64 0x08000000 /* 64-bit backplane */
261 #define CC_CAP_PMU 0x10000000 /* PMU Present, rev >= 20 */
262 #define CC_CAP_ECI 0x20000000 /* ECI Present, rev >= 21 */
263
264 /* PLL type */
265 #define PLL_NONE 0x00000000
266 #define PLL_TYPE1 0x00010000 /* 48Mhz base, 3 dividers */
267 #define PLL_TYPE2 0x00020000 /* 48Mhz, 4 dividers */
268 #define PLL_TYPE3 0x00030000 /* 25Mhz, 2 dividers */
269 #define PLL_TYPE4 0x00008000 /* 48Mhz, 4 dividers */
270 #define PLL_TYPE5 0x00018000 /* 25Mhz, 4 dividers */
271 #define PLL_TYPE6 0x00028000 /* 100/200 or 120/240 only */
272 #define PLL_TYPE7 0x00038000 /* 25Mhz, 4 dividers */
273
274 /* ALP clock on pre-PMU chips */
275 #define ALP_CLOCK 20000000
276
277 /* HT clock */
278 #define HT_CLOCK 80000000
279
280 /* watchdog clock */
281 #define WATCHDOG_CLOCK_5354 32000 /* Hz */
282
283 /* watchdog clock */
284 #define WATCHDOG_CLOCK_5354 32000 /* Hz */
285
286 /* corecontrol */
287 #define CC_UARTCLKO 0x00000001 /* Drive UART with internal clock */
288 #define CC_SE 0x00000002 /* sync clk out enable (corerev >= 3) */
289 #define CC_UARTCLKEN 0x00000008 /* enable UART Clock (corerev > = 21 */
290
291 /* chipcontrol */
292 #define CHIPCTRL_4321A0_DEFAULT 0x3a4
293 #define CHIPCTRL_4321A1_DEFAULT 0x0a4
294
295 /* Fields in the otpstatus register in rev >= 21 */
296 #define OTPS_OL_MASK 0x000000ff
297 #define OTPS_OL_MFG 0x00000001 /* manuf row is locked */
298 #define OTPS_OL_OR1 0x00000002 /* otp redundancy row 1 is locked */
299 #define OTPS_OL_OR2 0x00000004 /* otp redundancy row 2 is locked */
300 #define OTPS_OL_GU 0x00000008 /* general use region is locked */
301 #define OTPS_GUP_MASK 0x00000f00
302 #define OTPS_GUP_SHIFT 8
303 #define OTPS_GUP_HW 0x00000100 /* h/w subregion is programmed */
304 #define OTPS_GUP_SW 0x00000200 /* s/w subregion is programmed */
305 #define OTPS_GUP_CI 0x00000400 /* chipid/pkgopt subregion is programmed */
306 #define OTPS_GUP_FUSE 0x00000800 /* fuse subregion is programmed */
307 #define OTPS_READY 0x00001000
308 #define OTPS_RV(x) (1 << (16 + (x)))
309
310 /* Fields in the otpcontrol register in rev >= 21 */
311 #define OTPC_PROGSEL 0x00000001
312 #define OTPC_PCOUNT_MASK 0x0000000e
313 #define OTPC_PCOUNT_SHIFT 1
314 #define OTPC_VSEL_MASK 0x000000f0
315 #define OTPC_VSEL_SHIFT 4
316 #define OTPC_TMM_MASK 0x00000700
317 #define OTPC_TMM_SHIFT 8
318 #define OTPC_ODM 0x00000800
319 #define OTPC_PROGEN 0x80000000
320
321 /* Fields in otpprog in rev >= 21 */
322 #define OTPP_COL_MASK 0x000000ff
323 #define OTPP_COL_SHIFT 0
324 #define OTPP_ROW_MASK 0x0000ff00
325 #define OTPP_ROW_SHIFT 8
326 #define OTPP_OC_MASK 0x0f000000
327 #define OTPP_OC_SHIFT 24
328 #define OTPP_READERR 0x10000000
329 #define OTPP_VALUE_MASK 0x20000000
330 #define OTPP_VALUE_SHIFT 29
331 #define OTPP_START_BUSY 0x80000000
332
333 /* Opcodes for OTPP_OC field */
334 #define OTPPOC_READ 0
335 #define OTPPOC_BIT_PROG 1
336 #define OTPPOC_VERIFY 3
337 #define OTPPOC_INIT 4
338 #define OTPPOC_SET 5
339 #define OTPPOC_RESET 6
340 #define OTPPOC_OCST 7
341 #define OTPPOC_ROW_LOCK 8
342 #define OTPPOC_PRESCN_TEST 9
343
344 /* jtagcmd */
345 #define JCMD_START 0x80000000
346 #define JCMD_BUSY 0x80000000
347 #define JCMD_PAUSE 0x40000000
348 #define JCMD0_ACC_MASK 0x0000f000
349 #define JCMD0_ACC_IRDR 0x00000000
350 #define JCMD0_ACC_DR 0x00001000
351 #define JCMD0_ACC_IR 0x00002000
352 #define JCMD0_ACC_RESET 0x00003000
353 #define JCMD0_ACC_IRPDR 0x00004000
354 #define JCMD0_ACC_PDR 0x00005000
355 #define JCMD0_IRW_MASK 0x00000f00
356 #define JCMD_ACC_MASK 0x000f0000 /* Changes for corerev 11 */
357 #define JCMD_ACC_IRDR 0x00000000
358 #define JCMD_ACC_DR 0x00010000
359 #define JCMD_ACC_IR 0x00020000
360 #define JCMD_ACC_RESET 0x00030000
361 #define JCMD_ACC_IRPDR 0x00040000
362 #define JCMD_ACC_PDR 0x00050000
363 #define JCMD_IRW_MASK 0x00001f00
364 #define JCMD_IRW_SHIFT 8
365 #define JCMD_DRW_MASK 0x0000003f
366
367 /* jtagctrl */
368 #define JCTRL_FORCE_CLK 4 /* Force clock */
369 #define JCTRL_EXT_EN 2 /* Enable external targets */
370 #define JCTRL_EN 1 /* Enable Jtag master */
371
372 /* Fields in clkdiv */
373 #define CLKD_SFLASH 0x0f000000
374 #define CLKD_SFLASH_SHIFT 24
375 #define CLKD_OTP 0x000f0000
376 #define CLKD_OTP_SHIFT 16
377 #define CLKD_JTAG 0x00000f00
378 #define CLKD_JTAG_SHIFT 8
379 #define CLKD_UART 0x000000ff
380
381 /* intstatus/intmask */
382 #define CI_GPIO 0x00000001 /* gpio intr */
383 #define CI_EI 0x00000002 /* extif intr (corerev >= 3) */
384 #define CI_TEMP 0x00000004 /* temp. ctrl intr (corerev >= 15) */
385 #define CI_SIRQ 0x00000008 /* serial IRQ intr (corerev >= 15) */
386 #define CI_ECI 0x00000010 /* eci intr (corerev >= 21) */
387 #define CI_PMU 0x00000020 /* pmu intr (corerev >= 21) */
388 #define CI_UART 0x00000040 /* uart intr (corerev >= 21) */
389 #define CI_WDRESET 0x80000000 /* watchdog reset occurred */
390
391 /* slow_clk_ctl */
392 #define SCC_SS_MASK 0x00000007 /* slow clock source mask */
393 #define SCC_SS_LPO 0x00000000 /* source of slow clock is LPO */
394 #define SCC_SS_XTAL 0x00000001 /* source of slow clock is crystal */
395 #define SCC_SS_PCI 0x00000002 /* source of slow clock is PCI */
396 #define SCC_LF 0x00000200 /* LPOFreqSel, 1: 160Khz, 0: 32KHz */
397 #define SCC_LP 0x00000400 /* LPOPowerDown, 1: LPO is disabled,
398 * 0: LPO is enabled
399 */
400 #define SCC_FS 0x00000800 /* ForceSlowClk, 1: sb/cores running on slow clock,
401 * 0: power logic control
402 */
403 #define SCC_IP 0x00001000 /* IgnorePllOffReq, 1/0: power logic ignores/honors
404 * PLL clock disable requests from core
405 */
406 #define SCC_XC 0x00002000 /* XtalControlEn, 1/0: power logic does/doesn't
407 * disable crystal when appropriate
408 */
409 #define SCC_XP 0x00004000 /* XtalPU (RO), 1/0: crystal running/disabled */
410 #define SCC_CD_MASK 0xffff0000 /* ClockDivider (SlowClk = 1/(4+divisor)) */
411 #define SCC_CD_SHIFT 16
412
413 /* system_clk_ctl */
414 #define SYCC_IE 0x00000001 /* ILPen: Enable Idle Low Power */
415 #define SYCC_AE 0x00000002 /* ALPen: Enable Active Low Power */
416 #define SYCC_FP 0x00000004 /* ForcePLLOn */
417 #define SYCC_AR 0x00000008 /* Force ALP (or HT if ALPen is not set */
418 #define SYCC_HR 0x00000010 /* Force HT */
419 #define SYCC_CD_MASK 0xffff0000 /* ClkDiv (ILP = 1/(4 * (divisor + 1)) */
420 #define SYCC_CD_SHIFT 16
421
422 /* Fields in pmucontrol */
423 #define PCTL_ILP_DIV_MASK 0xffff0000
424 #define PCTL_ILP_DIV_SHIFT 16
425 #define PCTL_NOILP_ON_WAIT 0x00000200
426 #define PCTL_HT_REQ_EN 0x00000100
427 #define PCTL_ALP_REQ_EN 0x00000080
428 #define PCTL_XTALFREQ_MASK 0x0000007c
429 #define PCTL_XTALFREQ_SHIFT 2
430 #define PCTL_ILP_DIV_EN 0x00000002
431 #define PCTL_LPO_SEL 0x00000001
432
433 /* gpiotimerval */
434 #define GPIO_ONTIME_SHIFT 16
435
436 /* clockcontrol_n */
437 #define CN_N1_MASK 0x3f /* n1 control */
438 #define CN_N2_MASK 0x3f00 /* n2 control */
439 #define CN_N2_SHIFT 8
440 #define CN_PLLC_MASK 0xf0000 /* pll control */
441 #define CN_PLLC_SHIFT 16
442
443 /* clockcontrol_sb/pci/uart */
444 #define CC_M1_MASK 0x3f /* m1 control */
445 #define CC_M2_MASK 0x3f00 /* m2 control */
446 #define CC_M2_SHIFT 8
447 #define CC_M3_MASK 0x3f0000 /* m3 control */
448 #define CC_M3_SHIFT 16
449 #define CC_MC_MASK 0x1f000000 /* mux control */
450 #define CC_MC_SHIFT 24
451
452 /* N3M Clock control magic field values */
453 #define CC_F6_2 0x02 /* A factor of 2 in */
454 #define CC_F6_3 0x03 /* 6-bit fields like */
455 #define CC_F6_4 0x05 /* N1, M1 or M3 */
456 #define CC_F6_5 0x09
457 #define CC_F6_6 0x11
458 #define CC_F6_7 0x21
459
460 #define CC_F5_BIAS 5 /* 5-bit fields get this added */
461
462 #define CC_MC_BYPASS 0x08
463 #define CC_MC_M1 0x04
464 #define CC_MC_M1M2 0x02
465 #define CC_MC_M1M2M3 0x01
466 #define CC_MC_M1M3 0x11
467
468 /* Type 2 Clock control magic field values */
469 #define CC_T2_BIAS 2 /* n1, n2, m1 & m3 bias */
470 #define CC_T2M2_BIAS 3 /* m2 bias */
471
472 #define CC_T2MC_M1BYP 1
473 #define CC_T2MC_M2BYP 2
474 #define CC_T2MC_M3BYP 4
475
476 /* Type 6 Clock control magic field values */
477 #define CC_T6_MMASK 1 /* bits of interest in m */
478 #define CC_T6_M0 120000000 /* sb clock for m = 0 */
479 #define CC_T6_M1 100000000 /* sb clock for m = 1 */
480 #define SB2MIPS_T6(sb) (2 * (sb))
481
482 /* Common clock base */
483 #define CC_CLOCK_BASE1 24000000 /* Half the clock freq */
484 #define CC_CLOCK_BASE2 12500000 /* Alternate crystal on some PLL's */
485
486 /* Clock control values for 200Mhz in 5350 */
487 #define CLKC_5350_N 0x0311
488 #define CLKC_5350_M 0x04020009
489
490 /* Flash types in the chipcommon capabilities register */
491 #define FLASH_NONE 0x000 /* No flash */
492 #define SFLASH_ST 0x100 /* ST serial flash */
493 #define SFLASH_AT 0x200 /* Atmel serial flash */
494 #define PFLASH 0x700 /* Parallel flash */
495
496 /* Bits in the ExtBus config registers */
497 #define CC_CFG_EN 0x0001 /* Enable */
498 #define CC_CFG_EM_MASK 0x000e /* Extif Mode */
499 #define CC_CFG_EM_ASYNC 0x0000 /* Async/Parallel flash */
500 #define CC_CFG_EM_SYNC 0x0002 /* Synchronous */
501 #define CC_CFG_EM_PCMCIA 0x0004 /* PCMCIA */
502 #define CC_CFG_EM_IDE 0x0006 /* IDE */
503 #define CC_CFG_DS 0x0010 /* Data size, 0=8bit, 1=16bit */
504 #define CC_CFG_CD_MASK 0x00e0 /* Sync: Clock divisor, rev >= 20 */
505 #define CC_CFG_CE 0x0100 /* Sync: Clock enable, rev >= 20 */
506 #define CC_CFG_SB 0x0200 /* Sync: Size/Bytestrobe, rev >= 20 */
507 #define CC_CFG_IS 0x0400 /* Extif Sync Clk Select, rev >= 20 */
508
509 /* ExtBus address space */
510 #define CC_EB_BASE 0x1a000000 /* Chipc ExtBus base address */
511 #define CC_EB_PCMCIA_MEM 0x1a000000 /* PCMCIA 0 memory base address */
512 #define CC_EB_PCMCIA_IO 0x1a200000 /* PCMCIA 0 I/O base address */
513 #define CC_EB_PCMCIA_CFG 0x1a400000 /* PCMCIA 0 config base address */
514 #define CC_EB_IDE 0x1a800000 /* IDE memory base */
515 #define CC_EB_PCMCIA1_MEM 0x1a800000 /* PCMCIA 1 memory base address */
516 #define CC_EB_PCMCIA1_IO 0x1aa00000 /* PCMCIA 1 I/O base address */
517 #define CC_EB_PCMCIA1_CFG 0x1ac00000 /* PCMCIA 1 config base address */
518 #define CC_EB_PROGIF 0x1b000000 /* ProgIF Async/Sync base address */
519
520
521 /* Start/busy bit in flashcontrol */
522 #define SFLASH_OPCODE 0x000000ff
523 #define SFLASH_ACTION 0x00000700
524 #define SFLASH_CS_ACTIVE 0x00001000 /* Chip Select Active, rev >= 20 */
525 #define SFLASH_START 0x80000000
526 #define SFLASH_BUSY SFLASH_START
527
528 /* flashcontrol action codes */
529 #define SFLASH_ACT_OPONLY 0x0000 /* Issue opcode only */
530 #define SFLASH_ACT_OP1D 0x0100 /* opcode + 1 data byte */
531 #define SFLASH_ACT_OP3A 0x0200 /* opcode + 3 address bytes */
532 #define SFLASH_ACT_OP3A1D 0x0300 /* opcode + 3 addres & 1 data bytes */
533 #define SFLASH_ACT_OP3A4D 0x0400 /* opcode + 3 addres & 4 data bytes */
534 #define SFLASH_ACT_OP3A4X4D 0x0500 /* opcode + 3 addres, 4 don't care & 4 data bytes */
535 #define SFLASH_ACT_OP3A1X4D 0x0700 /* opcode + 3 addres, 1 don't care & 4 data bytes */
536
537 /* flashcontrol action+opcodes for ST flashes */
538 #define SFLASH_ST_WREN 0x0006 /* Write Enable */
539 #define SFLASH_ST_WRDIS 0x0004 /* Write Disable */
540 #define SFLASH_ST_RDSR 0x0105 /* Read Status Register */
541 #define SFLASH_ST_WRSR 0x0101 /* Write Status Register */
542 #define SFLASH_ST_READ 0x0303 /* Read Data Bytes */
543 #define SFLASH_ST_PP 0x0302 /* Page Program */
544 #define SFLASH_ST_SE 0x02d8 /* Sector Erase */
545 #define SFLASH_ST_BE 0x00c7 /* Bulk Erase */
546 #define SFLASH_ST_DP 0x00b9 /* Deep Power-down */
547 #define SFLASH_ST_RES 0x03ab /* Read Electronic Signature */
548 #define SFLASH_ST_CSA 0x1000 /* Keep chip select asserted */
549
550 /* Status register bits for ST flashes */
551 #define SFLASH_ST_WIP 0x01 /* Write In Progress */
552 #define SFLASH_ST_WEL 0x02 /* Write Enable Latch */
553 #define SFLASH_ST_BP_MASK 0x1c /* Block Protect */
554 #define SFLASH_ST_BP_SHIFT 2
555 #define SFLASH_ST_SRWD 0x80 /* Status Register Write Disable */
556
557 /* flashcontrol action+opcodes for Atmel flashes */
558 #define SFLASH_AT_READ 0x07e8
559 #define SFLASH_AT_PAGE_READ 0x07d2
560 #define SFLASH_AT_BUF1_READ
561 #define SFLASH_AT_BUF2_READ
562 #define SFLASH_AT_STATUS 0x01d7
563 #define SFLASH_AT_BUF1_WRITE 0x0384
564 #define SFLASH_AT_BUF2_WRITE 0x0387
565 #define SFLASH_AT_BUF1_ERASE_PROGRAM 0x0283
566 #define SFLASH_AT_BUF2_ERASE_PROGRAM 0x0286
567 #define SFLASH_AT_BUF1_PROGRAM 0x0288
568 #define SFLASH_AT_BUF2_PROGRAM 0x0289
569 #define SFLASH_AT_PAGE_ERASE 0x0281
570 #define SFLASH_AT_BLOCK_ERASE 0x0250
571 #define SFLASH_AT_BUF1_WRITE_ERASE_PROGRAM 0x0382
572 #define SFLASH_AT_BUF2_WRITE_ERASE_PROGRAM 0x0385
573 #define SFLASH_AT_BUF1_LOAD 0x0253
574 #define SFLASH_AT_BUF2_LOAD 0x0255
575 #define SFLASH_AT_BUF1_COMPARE 0x0260
576 #define SFLASH_AT_BUF2_COMPARE 0x0261
577 #define SFLASH_AT_BUF1_REPROGRAM 0x0258
578 #define SFLASH_AT_BUF2_REPROGRAM 0x0259
579
580 /* Status register bits for Atmel flashes */
581 #define SFLASH_AT_READY 0x80
582 #define SFLASH_AT_MISMATCH 0x40
583 #define SFLASH_AT_ID_MASK 0x38
584 #define SFLASH_AT_ID_SHIFT 3
585
586 /*
587 * These are the UART port assignments, expressed as offsets from the base
588 * register. These assignments should hold for any serial port based on
589 * a 8250, 16450, or 16550(A).
590 */
591
592 #define UART_RX 0 /* In: Receive buffer (DLAB=0) */
593 #define UART_TX 0 /* Out: Transmit buffer (DLAB=0) */
594 #define UART_DLL 0 /* Out: Divisor Latch Low (DLAB=1) */
595 #define UART_IER 1 /* In/Out: Interrupt Enable Register (DLAB=0) */
596 #define UART_DLM 1 /* Out: Divisor Latch High (DLAB=1) */
597 #define UART_IIR 2 /* In: Interrupt Identity Register */
598 #define UART_FCR 2 /* Out: FIFO Control Register */
599 #define UART_LCR 3 /* Out: Line Control Register */
600 #define UART_MCR 4 /* Out: Modem Control Register */
601 #define UART_LSR 5 /* In: Line Status Register */
602 #define UART_MSR 6 /* In: Modem Status Register */
603 #define UART_SCR 7 /* I/O: Scratch Register */
604 #define UART_LCR_DLAB 0x80 /* Divisor latch access bit */
605 #define UART_LCR_WLEN8 0x03 /* Wordlength: 8 bits */
606 #define UART_MCR_OUT2 0x08 /* MCR GPIO out 2 */
607 #define UART_MCR_LOOP 0x10 /* Enable loopback test mode */
608 #define UART_LSR_THRE 0x20 /* Transmit-hold-register empty */
609 #define UART_LSR_RXRDY 0x01 /* Receiver ready */
610 #define UART_FCR_FIFO_ENABLE 1 /* FIFO control register bit controlling FIFO enable/disable */
611
612 /* Interrupt Identity Register (IIR) bits */
613 #define UART_IIR_FIFO_MASK 0xc0 /* IIR FIFO disable/enabled mask */
614 #define UART_IIR_INT_MASK 0xf /* IIR interrupt ID source */
615 #define UART_IIR_MDM_CHG 0x0 /* Modem status changed */
616 #define UART_IIR_NOINT 0x1 /* No interrupt pending */
617 #define UART_IIR_THRE 0x2 /* THR empty */
618 #define UART_IIR_RCVD_DATA 0x4 /* Received data available */
619 #define UART_IIR_RCVR_STATUS 0x6 /* Receiver status */
620 #define UART_IIR_CHAR_TIME 0xc /* Character time */
621
622 /* Interrupt Enable Register (IER) bits */
623 #define UART_IER_EDSSI 8 /* enable modem status interrupt */
624 #define UART_IER_ELSI 4 /* enable receiver line status interrupt */
625 #define UART_IER_ETBEI 2 /* enable transmitter holding register empty interrupt */
626 #define UART_IER_ERBFI 1 /* enable data available interrupt */
627
628 /* pmustatus */
629 #define PST_INTPEND 0x0040
630 #define PST_SBCLKST 0x0030
631 #define PST_ALPAVAIL 0x0008
632 #define PST_HTAVAIL 0x0004
633 #define PST_RESINIT 0x0003
634
635 /* pmucapabilities */
636 #define PCAP_REV_MASK 0x000000ff
637
638 /* PMU Resource Request Timer registers */
639 /* This is based on PmuRev0 */
640 #define PRRT_TIME_MASK 0x03ff
641 #define PRRT_INTEN 0x0400
642 #define PRRT_REQ_ACTIVE 0x0800
643 #define PRRT_ALP_REQ 0x1000
644 #define PRRT_HT_REQ 0x2000
645
646 /* PMU resource bit position */
647 #define PMURES_BIT(bit) (1 << (bit))
648
649 /* PMU corerev and chip specific PLL controls.
650 * PMU<rev>_PLL<num>_XXXX where <rev> is PMU corerev and <num> is an arbitary number
651 * to differentiate different PLLs controlled by the same PMU rev.
652 */
653 #if defined(CONFIG_BCM4328) || defined(CONFIG_BCM5354)
654 /* pllcontrol registers */
655 /* PDIV, div_phy, div_arm, div_adc, dith_sel, ioff, kpd_scale, lsb_sel, mash_sel, lf_c & lf_r */
656 #define PMU0_PLL0_PLLCTL0 0
657 #define PMU0_PLL0_PC0_PDIV_MASK 1
658 #define PMU0_PLL0_PC0_PDIV_FREQ 25000
659 #define PMU0_PLL0_PC0_DIV_ARM_MASK 0x00000038
660 #define PMU0_PLL0_PC0_DIV_ARM_SHIFT 3
661 #define PMU0_PLL0_PC0_DIV_ARM_BASE 8
662
663 /* PC0_DIV_ARM for PLLOUT_ARM */
664 #define PMU0_PLL0_PC0_DIV_ARM_110MHZ 0
665 #define PMU0_PLL0_PC0_DIV_ARM_97_7MHZ 1
666 #define PMU0_PLL0_PC0_DIV_ARM_88MHZ 2
667 #define PMU0_PLL0_PC0_DIV_ARM_80MHZ 3 /* Default */
668 #define PMU0_PLL0_PC0_DIV_ARM_73_3MHZ 4
669 #define PMU0_PLL0_PC0_DIV_ARM_67_7MHZ 5
670 #define PMU0_PLL0_PC0_DIV_ARM_62_9MHZ 6
671 #define PMU0_PLL0_PC0_DIV_ARM_58_6MHZ 7
672
673 /* Wildcard base, stop_mod, en_lf_tp, en_cal & lf_r2 */
674 #define PMU0_PLL0_PLLCTL1 1
675 #define PMU0_PLL0_PC1_WILD_INT_MASK 0xf0000000
676 #define PMU0_PLL0_PC1_WILD_INT_SHIFT 28
677 #define PMU0_PLL0_PC1_WILD_FRAC_MASK 0x0fffff00
678 #define PMU0_PLL0_PC1_WILD_FRAC_SHIFT 8
679 #define PMU0_PLL0_PC1_STOP_MOD 0x00000040
680
681 /* Wildcard base, vco_calvar, vco_swc, vco_var_selref, vso_ical & vco_sel_avdd */
682 #define PMU0_PLL0_PLLCTL2 2
683 #define PMU0_PLL0_PC2_WILD_INT_MASK 0xf
684 #define PMU0_PLL0_PC2_WILD_INT_SHIFT 4
685 #endif /* BCM4328 || BCM5354 */
686
687 /* Chip specific PMU resources. */
688 #if defined(CONFIG_BCM4328)
689 #define RES4328_EXT_SWITCHER_PWM 0 /* 0x00001 */
690 #define RES4328_BB_SWITCHER_PWM 1 /* 0x00002 */
691 #define RES4328_BB_SWITCHER_BURST 2 /* 0x00004 */
692 #define RES4328_BB_EXT_SWITCHER_BURST 3 /* 0x00008 */
693 #define RES4328_ILP_REQUEST 4 /* 0x00010 */
694 #define RES4328_RADIO_SWITCHER_PWM 5 /* 0x00020 */
695 #define RES4328_RADIO_SWITCHER_BURST 6 /* 0x00040 */
696 #define RES4328_ROM_SWITCH 7 /* 0x00080 */
697 #define RES4328_PA_REF_LDO 8 /* 0x00100 */
698 #define RES4328_RADIO_LDO 9 /* 0x00200 */
699 #define RES4328_AFE_LDO 10 /* 0x00400 */
700 #define RES4328_PLL_LDO 11 /* 0x00800 */
701 #define RES4328_BG_FILTBYP 12 /* 0x01000 */
702 #define RES4328_TX_FILTBYP 13 /* 0x02000 */
703 #define RES4328_RX_FILTBYP 14 /* 0x04000 */
704 #define RES4328_XTAL_PU 15 /* 0x08000 */
705 #define RES4328_XTAL_EN 16 /* 0x10000 */
706 #define RES4328_BB_PLL_FILTBYP 17 /* 0x20000 */
707 #define RES4328_RF_PLL_FILTBYP 18 /* 0x40000 */
708 #define RES4328_BB_PLL_PU 19 /* 0x80000 */
709 #endif /* BCM4328 */
710
711 #if defined(CONFIG_BCM5354)
712 #define RES5354_EXT_SWITCHER_PWM 0 /* 0x00001 */
713 #define RES5354_BB_SWITCHER_PWM 1 /* 0x00002 */
714 #define RES5354_BB_SWITCHER_BURST 2 /* 0x00004 */
715 #define RES5354_BB_EXT_SWITCHER_BURST 3 /* 0x00008 */
716 #define RES5354_ILP_REQUEST 4 /* 0x00010 */
717 #define RES5354_RADIO_SWITCHER_PWM 5 /* 0x00020 */
718 #define RES5354_RADIO_SWITCHER_BURST 6 /* 0x00040 */
719 #define RES5354_ROM_SWITCH 7 /* 0x00080 */
720 #define RES5354_PA_REF_LDO 8 /* 0x00100 */
721 #define RES5354_RADIO_LDO 9 /* 0x00200 */
722 #define RES5354_AFE_LDO 10 /* 0x00400 */
723 #define RES5354_PLL_LDO 11 /* 0x00800 */
724 #define RES5354_BG_FILTBYP 12 /* 0x01000 */
725 #define RES5354_TX_FILTBYP 13 /* 0x02000 */
726 #define RES5354_RX_FILTBYP 14 /* 0x04000 */
727 #define RES5354_XTAL_PU 15 /* 0x08000 */
728 #define RES5354_XTAL_EN 16 /* 0x10000 */
729 #define RES5354_BB_PLL_FILTBYP 17 /* 0x20000 */
730 #define RES5354_RF_PLL_FILTBYP 18 /* 0x40000 */
731 #define RES5354_BB_PLL_PU 19 /* 0x80000 */
732 #endif /* BCM5354 */
733
734 #if defined(CONFIG_BCM4325) || defined(CONFIG_BCM4312)
735 /* pllcontrol registers */
736 /* ndiv_pwrdn, pwrdn_ch<x>, refcomp_pwrdn, dly_ch<x>, p1div, p2div, _bypsss_sdmod */
737 #define PMU1_PLL0_PLLCTL0 0
738 #define PMU1_PLL0_PC0_P1DIV_MASK 0x00f00000
739 #define PMU1_PLL0_PC0_P1DIV_SHIFT 20
740 #define PMU1_PLL0_PC0_P2DIV_MASK 0x0f000000
741 #define PMU1_PLL0_PC0_P2DIV_SHIFT 24
742
743 /* m<x>div */
744 #define PMU1_PLL0_PLLCTL1 1
745 #define PMU1_PLL0_PC1_M1DIV_MASK 0x000000ff
746 #define PMU1_PLL0_PC1_M1DIV_SHIFT 0
747 #define PMU1_PLL0_PC1_M2DIV_MASK 0x0000ff00
748 #define PMU1_PLL0_PC1_M2DIV_SHIFT 8
749 #define PMU1_PLL0_PC1_M3DIV_MASK 0x00ff0000
750 #define PMU1_PLL0_PC1_M3DIV_SHIFT 16
751 #define PMU1_PLL0_PC1_M4DIV_MASK 0xff000000
752 #define PMU1_PLL0_PC1_M4DIV_SHIFT 24
753
754 /* m<x>div, ndiv_dither_mfb, ndiv_mode, ndiv_int */
755 #define PMU1_PLL0_PLLCTL2 2
756 #define PMU1_PLL0_PC2_M5DIV_MASK 0x000000ff
757 #define PMU1_PLL0_PC2_M5DIV_SHIFT 0
758 #define PMU1_PLL0_PC2_M6DIV_MASK 0x0000ff00
759 #define PMU1_PLL0_PC2_M6DIV_SHIFT 8
760 #define PMU1_PLL0_PC2_NDIV_MODE_MASK 0x000e0000
761 #define PMU1_PLL0_PC2_NDIV_MODE_SHIFT 17
762 #define PMU1_PLL0_PC2_NDIV_INT_MASK 0x1ff00000
763 #define PMU1_PLL0_PC2_NDIV_INT_SHIFT 20
764
765 /* ndiv_frac */
766 #define PMU1_PLL0_PLLCTL3 3
767 #define PMU1_PLL0_PC3_NDIV_FRAC_MASK 0x00ffffff
768 #define PMU1_PLL0_PC3_NDIV_FRAC_SHIFT 0
769
770 /* pll_ctrl */
771 #define PMU1_PLL0_PLLCTL4 4
772
773 /* pll_ctrl, vco_rng, clkdrive_ch<x> */
774 #define PMU1_PLL0_PLLCTL5 5
775 #define PMU1_PLL0_PC5_CLK_DRV_MASK 0xffffff00
776 #define PMU1_PLL0_PC5_CLK_DRV_SHIFT 8
777
778
779 #endif
780
781 #if defined(CONFIG_BCM4325)
782 #define RES4325_BUCK_BOOST_BURST 0 /* 0x00000001 */
783 #define RES4325_CBUCK_BURST 1 /* 0x00000002 */
784 #define RES4325_CBUCK_PWM 2 /* 0x00000004 */
785 #define RES4325_CLDO_CBUCK_BURST 3 /* 0x00000008 */
786 #define RES4325_CLDO_CBUCK_PWM 4 /* 0x00000010 */
787 #define RES4325_BUCK_BOOST_PWM 5 /* 0x00000020 */
788 #define RES4325_ILP_REQUEST 6 /* 0x00000040 */
789 #define RES4325_ABUCK_BURST 7 /* 0x00000080 */
790 #define RES4325_ABUCK_PWM 8 /* 0x00000100 */
791 #define RES4325_LNLDO1_PU 9 /* 0x00000200 */
792 #define RES4325_LNLDO2_PU 10 /* 0x00000400 */
793 #define RES4325_LNLDO3_PU 11 /* 0x00000800 */
794 #define RES4325_LNLDO4_PU 12 /* 0x00001000 */
795 #define RES4325_XTAL_PU 13 /* 0x00002000 */
796 #define RES4325_ALP_AVAIL 14 /* 0x00004000 */
797 #define RES4325_RX_PWRSW_PU 15 /* 0x00008000 */
798 #define RES4325_TX_PWRSW_PU 16 /* 0x00010000 */
799 #define RES4325_RFPLL_PWRSW_PU 17 /* 0x00020000 */
800 #define RES4325_LOGEN_PWRSW_PU 18 /* 0x00040000 */
801 #define RES4325_AFE_PWRSW_PU 19 /* 0x00080000 */
802 #define RES4325_BBPLL_PWRSW_PU 20 /* 0x00100000 */
803 #define RES4325_HT_AVAIL 21 /* 0x00200000 */
804
805 /* Chip specific ChipStatus register bits */
806 #define CST4325_SPROM_OTP_SEL_MASK 0x00000003
807 #define CST4325_DEFCIS_SEL 0 /* OTP is powered up, use def. CIS, no SPROM */
808 #define CST4325_SPROM_SEL 1 /* OTP is powered up, SPROM is present */
809 #define CST4325_OTP_SEL 2 /* OTP is powered up, no SPROM */
810 #define CST4325_OTP_PWRDN 3 /* OTP is powered down, SPROM is present */
811 #define CST4325_SDIO_USB_MODE_MASK 0x00000004
812 #define CST4325_SDIO_USB_MODE_SHIFT 2
813 #define CST4325_RCAL_VALID_MASK 0x00000008
814 #define CST4325_RCAL_VALID_SHIFT 3
815 #define CST4325_RCAL_VALUE_MASK 0x000001f0
816 #define CST4325_RCAL_VALUE_SHIFT 4
817 #define CST4325_PMUTOP_2B_MASK 0x00000200 /* 1 for 2b, 0 for to 2a */
818 #define CST4325_PMUTOP_2B_SHIFT 9
819 #endif /* BCM4325 */
820
821 #if defined(CONFIG_BCM4312)
822 #define RES4312_SWITCHER_BURST 0 /* 0x00000001 */
823 #define RES4312_SWITCHER_PWM 1 /* 0x00000002 */
824 #define RES4312_PA_REF_LDO 2 /* 0x00000004 */
825 #define RES4312_CORE_LDO_BURST 3 /* 0x00000008 */
826 #define RES4312_CORE_LDO_PWM 4 /* 0x00000010 */
827 #define RES4312_RADIO_LDO 5 /* 0x00000020 */
828 #define RES4312_ILP_REQUEST 6 /* 0x00000040 */
829 #define RES4312_BG_FILTBYP 7 /* 0x00000080 */
830 #define RES4312_TX_FILTBYP 8 /* 0x00000100 */
831 #define RES4312_RX_FILTBYP 9 /* 0x00000200 */
832 #define RES4312_XTAL_PU 10 /* 0x00000400 */
833 #define RES4312_ALP_AVAIL 11 /* 0x00000800 */
834 #define RES4312_BB_PLL_FILTBYP 12 /* 0x00001000 */
835 #define RES4312_RF_PLL_FILTBYP 13 /* 0x00002000 */
836 #define RES4312_HT_AVAIL 14 /* 0x00004000 */
837 #endif /* BCM4312 */
838
839
840 /*
841 * Maximum delay for the PMU state transition.
842 * This is an upper bound intended for spinwaits etc.
843 */
844 #define PMU_MAX_TRANSITION_DLY 15000
845
846 #endif /* _SBCHIPC_H */
Tomato firmware and modifications.