switch stdvga to pci vgabios
[qemu/stefanha.git] / cpu-common.h
bloba543b5d7cfcb14a432603a97681416ee91752e39
1 #ifndef CPU_COMMON_H
2 #define CPU_COMMON_H 1
4 /* CPU interfaces that are target indpendent. */
6 #if defined(__arm__) || defined(__sparc__) || defined(__mips__) || defined(__hppa__) || defined(__ia64__)
7 #define WORDS_ALIGNED
8 #endif
10 #ifdef TARGET_PHYS_ADDR_BITS
11 #include "targphys.h"
12 #endif
14 #ifndef NEED_CPU_H
15 #include "poison.h"
16 #endif
18 #include "bswap.h"
19 #include "qemu-queue.h"
21 #if !defined(CONFIG_USER_ONLY)
23 /* address in the RAM (different from a physical address) */
24 typedef unsigned long ram_addr_t;
26 /* memory API */
28 typedef void CPUWriteMemoryFunc(void *opaque, target_phys_addr_t addr, uint32_t value);
29 typedef uint32_t CPUReadMemoryFunc(void *opaque, target_phys_addr_t addr);
31 void cpu_register_physical_memory_offset(target_phys_addr_t start_addr,
32 ram_addr_t size,
33 ram_addr_t phys_offset,
34 ram_addr_t region_offset);
35 static inline void cpu_register_physical_memory(target_phys_addr_t start_addr,
36 ram_addr_t size,
37 ram_addr_t phys_offset)
39 cpu_register_physical_memory_offset(start_addr, size, phys_offset, 0);
42 ram_addr_t cpu_get_physical_page_desc(target_phys_addr_t addr);
43 ram_addr_t qemu_ram_alloc_from_ptr(DeviceState *dev, const char *name,
44 ram_addr_t size, void *host);
45 ram_addr_t qemu_ram_alloc(DeviceState *dev, const char *name, ram_addr_t size);
46 void qemu_ram_free(ram_addr_t addr);
47 /* This should only be used for ram local to a device. */
48 void *qemu_get_ram_ptr(ram_addr_t addr);
49 /* This should not be used by devices. */
50 int qemu_ram_addr_from_host(void *ptr, ram_addr_t *ram_addr);
51 ram_addr_t qemu_ram_addr_from_host_nofail(void *ptr);
53 int cpu_register_io_memory(CPUReadMemoryFunc * const *mem_read,
54 CPUWriteMemoryFunc * const *mem_write,
55 void *opaque);
56 void cpu_unregister_io_memory(int table_address);
58 void cpu_physical_memory_rw(target_phys_addr_t addr, uint8_t *buf,
59 int len, int is_write);
60 static inline void cpu_physical_memory_read(target_phys_addr_t addr,
61 uint8_t *buf, int len)
63 cpu_physical_memory_rw(addr, buf, len, 0);
65 static inline void cpu_physical_memory_write(target_phys_addr_t addr,
66 const uint8_t *buf, int len)
68 cpu_physical_memory_rw(addr, (uint8_t *)buf, len, 1);
70 void *cpu_physical_memory_map(target_phys_addr_t addr,
71 target_phys_addr_t *plen,
72 int is_write);
73 void cpu_physical_memory_unmap(void *buffer, target_phys_addr_t len,
74 int is_write, target_phys_addr_t access_len);
75 void *cpu_register_map_client(void *opaque, void (*callback)(void *opaque));
76 void cpu_unregister_map_client(void *cookie);
78 struct CPUPhysMemoryClient;
79 typedef struct CPUPhysMemoryClient CPUPhysMemoryClient;
80 struct CPUPhysMemoryClient {
81 void (*set_memory)(struct CPUPhysMemoryClient *client,
82 target_phys_addr_t start_addr,
83 ram_addr_t size,
84 ram_addr_t phys_offset);
85 int (*sync_dirty_bitmap)(struct CPUPhysMemoryClient *client,
86 target_phys_addr_t start_addr,
87 target_phys_addr_t end_addr);
88 int (*migration_log)(struct CPUPhysMemoryClient *client,
89 int enable);
90 QLIST_ENTRY(CPUPhysMemoryClient) list;
93 void cpu_register_phys_memory_client(CPUPhysMemoryClient *);
94 void cpu_unregister_phys_memory_client(CPUPhysMemoryClient *);
96 /* Coalesced MMIO regions are areas where write operations can be reordered.
97 * This usually implies that write operations are side-effect free. This allows
98 * batching which can make a major impact on performance when using
99 * virtualization.
101 void qemu_register_coalesced_mmio(target_phys_addr_t addr, ram_addr_t size);
103 void qemu_unregister_coalesced_mmio(target_phys_addr_t addr, ram_addr_t size);
105 void qemu_flush_coalesced_mmio_buffer(void);
107 uint32_t ldub_phys(target_phys_addr_t addr);
108 uint32_t lduw_phys(target_phys_addr_t addr);
109 uint32_t ldl_phys(target_phys_addr_t addr);
110 uint64_t ldq_phys(target_phys_addr_t addr);
111 void stl_phys_notdirty(target_phys_addr_t addr, uint32_t val);
112 void stq_phys_notdirty(target_phys_addr_t addr, uint64_t val);
113 void stb_phys(target_phys_addr_t addr, uint32_t val);
114 void stw_phys(target_phys_addr_t addr, uint32_t val);
115 void stl_phys(target_phys_addr_t addr, uint32_t val);
116 void stq_phys(target_phys_addr_t addr, uint64_t val);
118 void cpu_physical_memory_write_rom(target_phys_addr_t addr,
119 const uint8_t *buf, int len);
121 #define IO_MEM_SHIFT 3
123 #define IO_MEM_RAM (0 << IO_MEM_SHIFT) /* hardcoded offset */
124 #define IO_MEM_ROM (1 << IO_MEM_SHIFT) /* hardcoded offset */
125 #define IO_MEM_UNASSIGNED (2 << IO_MEM_SHIFT)
126 #define IO_MEM_NOTDIRTY (3 << IO_MEM_SHIFT)
128 /* Acts like a ROM when read and like a device when written. */
129 #define IO_MEM_ROMD (1)
130 #define IO_MEM_SUBPAGE (2)
132 #endif
134 #endif /* !CPU_COMMON_H */