?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
MinGW: Replace setsockopt by qemu_setsocketopt
[qemu/rayw.git] / hw / exynos4210_fimd.c
blobbf316c62ab33767f547d2dc8a706368d4b5780aa
1 /*
2 * Samsung exynos4210 Display Controller (FIMD)
3 *
4 * Copyright (c) 2000 - 2011 Samsung Electronics Co., Ltd.
5 * All rights reserved.
6 * Based on LCD controller for Samsung S5PC1xx-based board emulation
7 * by Kirill Batuzov <batuzovk@ispras.ru>
8 *
9 * Contributed by Mitsyanko Igor <i.mitsyanko@samsung.com>
10 *
11 * This program is free software; you can redistribute it and/or modify it
12 * under the terms of the GNU General Public License as published by the
13 * Free Software Foundation; either version 2 of the License, or (at your
14 * option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
19 * See the GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License along
22 * with this program; if not, see <http://www.gnu.org/licenses/>.
23 */
24
25 #include "qemu-common.h"
26 #include "exec/cpu-all.h"
27 #include "hw/sysbus.h"
28 #include "ui/console.h"
29 #include "ui/pixel_ops.h"
30 #include "qemu/bswap.h"
31
32 /* Debug messages configuration */
33 #define EXYNOS4210_FIMD_DEBUG 0
34 #define EXYNOS4210_FIMD_MODE_TRACE 0
35
36 #if EXYNOS4210_FIMD_DEBUG == 0
37 #define DPRINT_L1(fmt, args...) do { } while (0)
38 #define DPRINT_L2(fmt, args...) do { } while (0)
39 #define DPRINT_ERROR(fmt, args...) do { } while (0)
40 #elif EXYNOS4210_FIMD_DEBUG == 1
41 #define DPRINT_L1(fmt, args...) \
42 do {fprintf(stderr, "QEMU FIMD: "fmt, ## args); } while (0)
43 #define DPRINT_L2(fmt, args...) do { } while (0)
44 #define DPRINT_ERROR(fmt, args...) \
45 do {fprintf(stderr, "QEMU FIMD ERROR: "fmt, ## args); } while (0)
46 #else
47 #define DPRINT_L1(fmt, args...) \
48 do {fprintf(stderr, "QEMU FIMD: "fmt, ## args); } while (0)
49 #define DPRINT_L2(fmt, args...) \
50 do {fprintf(stderr, "QEMU FIMD: "fmt, ## args); } while (0)
51 #define DPRINT_ERROR(fmt, args...) \
52 do {fprintf(stderr, "QEMU FIMD ERROR: "fmt, ## args); } while (0)
53 #endif
54
55 #if EXYNOS4210_FIMD_MODE_TRACE == 0
56 #define DPRINT_TRACE(fmt, args...) do { } while (0)
57 #else
58 #define DPRINT_TRACE(fmt, args...) \
59 do {fprintf(stderr, "QEMU FIMD: "fmt, ## args); } while (0)
60 #endif
61
62 #define NUM_OF_WINDOWS 5
63 #define FIMD_REGS_SIZE 0x4114
64
65 /* Video main control registers */
66 #define FIMD_VIDCON0 0x0000
67 #define FIMD_VIDCON1 0x0004
68 #define FIMD_VIDCON2 0x0008
69 #define FIMD_VIDCON3 0x000C
70 #define FIMD_VIDCON0_ENVID_F (1 << 0)
71 #define FIMD_VIDCON0_ENVID (1 << 1)
72 #define FIMD_VIDCON0_ENVID_MASK ((1 << 0) | (1 << 1))
73 #define FIMD_VIDCON1_ROMASK 0x07FFE000
74
75 /* Video time control registers */
76 #define FIMD_VIDTCON_START 0x10
77 #define FIMD_VIDTCON_END 0x1C
78 #define FIMD_VIDTCON2_SIZE_MASK 0x07FF
79 #define FIMD_VIDTCON2_HOR_SHIFT 0
80 #define FIMD_VIDTCON2_VER_SHIFT 11
81
82 /* Window control registers */
83 #define FIMD_WINCON_START 0x0020
84 #define FIMD_WINCON_END 0x0030
85 #define FIMD_WINCON_ROMASK 0x82200000
86 #define FIMD_WINCON_ENWIN (1 << 0)
87 #define FIMD_WINCON_BLD_PIX (1 << 6)
88 #define FIMD_WINCON_ALPHA_MUL (1 << 7)
89 #define FIMD_WINCON_ALPHA_SEL (1 << 1)
90 #define FIMD_WINCON_SWAP 0x078000
91 #define FIMD_WINCON_SWAP_SHIFT 15
92 #define FIMD_WINCON_SWAP_WORD 0x1
93 #define FIMD_WINCON_SWAP_HWORD 0x2
94 #define FIMD_WINCON_SWAP_BYTE 0x4
95 #define FIMD_WINCON_SWAP_BITS 0x8
96 #define FIMD_WINCON_BUFSTAT_L (1 << 21)
97 #define FIMD_WINCON_BUFSTAT_H (1 << 31)
98 #define FIMD_WINCON_BUFSTATUS ((1 << 21) | (1 << 31))
99 #define FIMD_WINCON_BUF0_STAT ((0 << 21) | (0 << 31))
100 #define FIMD_WINCON_BUF1_STAT ((1 << 21) | (0 << 31))
101 #define FIMD_WINCON_BUF2_STAT ((0 << 21) | (1 << 31))
102 #define FIMD_WINCON_BUFSELECT ((1 << 20) | (1 << 30))
103 #define FIMD_WINCON_BUF0_SEL ((0 << 20) | (0 << 30))
104 #define FIMD_WINCON_BUF1_SEL ((1 << 20) | (0 << 30))
105 #define FIMD_WINCON_BUF2_SEL ((0 << 20) | (1 << 30))
106 #define FIMD_WINCON_BUFMODE (1 << 14)
107 #define IS_PALETTIZED_MODE(w) (w->wincon & 0xC)
108 #define PAL_MODE_WITH_ALPHA(x) ((x) == 7)
109 #define WIN_BPP_MODE(w) ((w->wincon >> 2) & 0xF)
110 #define WIN_BPP_MODE_WITH_ALPHA(w) \
111 (WIN_BPP_MODE(w) == 0xD || WIN_BPP_MODE(w) == 0xE)
112
113 /* Shadow control register */
114 #define FIMD_SHADOWCON 0x0034
115 #define FIMD_WINDOW_PROTECTED(s, w) ((s) & (1 << (10 + (w))))
116 /* Channel mapping control register */
117 #define FIMD_WINCHMAP 0x003C
118
119 /* Window position control registers */
120 #define FIMD_VIDOSD_START 0x0040
121 #define FIMD_VIDOSD_END 0x0088
122 #define FIMD_VIDOSD_COORD_MASK 0x07FF
123 #define FIMD_VIDOSD_HOR_SHIFT 11
124 #define FIMD_VIDOSD_VER_SHIFT 0
125 #define FIMD_VIDOSD_ALPHA_AEN0 0xFFF000
126 #define FIMD_VIDOSD_AEN0_SHIFT 12
127 #define FIMD_VIDOSD_ALPHA_AEN1 0x000FFF
128
129 /* Frame buffer address registers */
130 #define FIMD_VIDWADD0_START 0x00A0
131 #define FIMD_VIDWADD0_END 0x00C4
132 #define FIMD_VIDWADD0_END 0x00C4
133 #define FIMD_VIDWADD1_START 0x00D0
134 #define FIMD_VIDWADD1_END 0x00F4
135 #define FIMD_VIDWADD2_START 0x0100
136 #define FIMD_VIDWADD2_END 0x0110
137 #define FIMD_VIDWADD2_PAGEWIDTH 0x1FFF
138 #define FIMD_VIDWADD2_OFFSIZE 0x1FFF
139 #define FIMD_VIDWADD2_OFFSIZE_SHIFT 13
140 #define FIMD_VIDW0ADD0_B2 0x20A0
141 #define FIMD_VIDW4ADD0_B2 0x20C0
142
143 /* Video interrupt control registers */
144 #define FIMD_VIDINTCON0 0x130
145 #define FIMD_VIDINTCON1 0x134
146
147 /* Window color key registers */
148 #define FIMD_WKEYCON_START 0x140
149 #define FIMD_WKEYCON_END 0x15C
150 #define FIMD_WKEYCON0_COMPKEY 0x00FFFFFF
151 #define FIMD_WKEYCON0_CTL_SHIFT 24
152 #define FIMD_WKEYCON0_DIRCON (1 << 24)
153 #define FIMD_WKEYCON0_KEYEN (1 << 25)
154 #define FIMD_WKEYCON0_KEYBLEN (1 << 26)
155 /* Window color key alpha control register */
156 #define FIMD_WKEYALPHA_START 0x160
157 #define FIMD_WKEYALPHA_END 0x16C
158
159 /* Dithering control register */
160 #define FIMD_DITHMODE 0x170
161
162 /* Window alpha control registers */
163 #define FIMD_VIDALPHA_ALPHA_LOWER 0x000F0F0F
164 #define FIMD_VIDALPHA_ALPHA_UPPER 0x00F0F0F0
165 #define FIMD_VIDWALPHA_START 0x21C
166 #define FIMD_VIDWALPHA_END 0x240
167
168 /* Window color map registers */
169 #define FIMD_WINMAP_START 0x180
170 #define FIMD_WINMAP_END 0x190
171 #define FIMD_WINMAP_EN (1 << 24)
172 #define FIMD_WINMAP_COLOR_MASK 0x00FFFFFF
173
174 /* Window palette control registers */
175 #define FIMD_WPALCON_HIGH 0x019C
176 #define FIMD_WPALCON_LOW 0x01A0
177 #define FIMD_WPALCON_UPDATEEN (1 << 9)
178 #define FIMD_WPAL_W0PAL_L 0x07
179 #define FIMD_WPAL_W0PAL_L_SHT 0
180 #define FIMD_WPAL_W1PAL_L 0x07
181 #define FIMD_WPAL_W1PAL_L_SHT 3
182 #define FIMD_WPAL_W2PAL_L 0x01
183 #define FIMD_WPAL_W2PAL_L_SHT 6
184 #define FIMD_WPAL_W2PAL_H 0x06
185 #define FIMD_WPAL_W2PAL_H_SHT 8
186 #define FIMD_WPAL_W3PAL_L 0x01
187 #define FIMD_WPAL_W3PAL_L_SHT 7
188 #define FIMD_WPAL_W3PAL_H 0x06
189 #define FIMD_WPAL_W3PAL_H_SHT 12
190 #define FIMD_WPAL_W4PAL_L 0x01
191 #define FIMD_WPAL_W4PAL_L_SHT 8
192 #define FIMD_WPAL_W4PAL_H 0x06
193 #define FIMD_WPAL_W4PAL_H_SHT 16
194
195 /* Trigger control registers */
196 #define FIMD_TRIGCON 0x01A4
197 #define FIMD_TRIGCON_ROMASK 0x00000004
198
199 /* LCD I80 Interface Control */
200 #define FIMD_I80IFCON_START 0x01B0
201 #define FIMD_I80IFCON_END 0x01BC
202 /* Color gain control register */
203 #define FIMD_COLORGAINCON 0x01C0
204 /* LCD i80 Interface Command Control */
205 #define FIMD_LDI_CMDCON0 0x01D0
206 #define FIMD_LDI_CMDCON1 0x01D4
207 /* I80 System Interface Manual Command Control */
208 #define FIMD_SIFCCON0 0x01E0
209 #define FIMD_SIFCCON2 0x01E8
210
211 /* Hue Control Registers */
212 #define FIMD_HUECOEFCR_START 0x01EC
213 #define FIMD_HUECOEFCR_END 0x01F4
214 #define FIMD_HUECOEFCB_START 0x01FC
215 #define FIMD_HUECOEFCB_END 0x0208
216 #define FIMD_HUEOFFSET 0x020C
217
218 /* Video interrupt control registers */
219 #define FIMD_VIDINT_INTFIFOPEND (1 << 0)
220 #define FIMD_VIDINT_INTFRMPEND (1 << 1)
221 #define FIMD_VIDINT_INTI80PEND (1 << 2)
222 #define FIMD_VIDINT_INTEN (1 << 0)
223 #define FIMD_VIDINT_INTFIFOEN (1 << 1)
224 #define FIMD_VIDINT_INTFRMEN (1 << 12)
225 #define FIMD_VIDINT_I80IFDONE (1 << 17)
226
227 /* Window blend equation control registers */
228 #define FIMD_BLENDEQ_START 0x0244
229 #define FIMD_BLENDEQ_END 0x0250
230 #define FIMD_BLENDCON 0x0260
231 #define FIMD_ALPHA_8BIT (1 << 0)
232 #define FIMD_BLENDEQ_COEF_MASK 0xF
233
234 /* Window RTQOS Control Registers */
235 #define FIMD_WRTQOSCON_START 0x0264
236 #define FIMD_WRTQOSCON_END 0x0274
237
238 /* LCD I80 Interface Command */
239 #define FIMD_I80IFCMD_START 0x0280
240 #define FIMD_I80IFCMD_END 0x02AC
241
242 /* Shadow windows control registers */
243 #define FIMD_SHD_ADD0_START 0x40A0
244 #define FIMD_SHD_ADD0_END 0x40C0
245 #define FIMD_SHD_ADD1_START 0x40D0
246 #define FIMD_SHD_ADD1_END 0x40F0
247 #define FIMD_SHD_ADD2_START 0x4100
248 #define FIMD_SHD_ADD2_END 0x4110
249
250 /* Palette memory */
251 #define FIMD_PAL_MEM_START 0x2400
252 #define FIMD_PAL_MEM_END 0x37FC
253 /* Palette memory aliases for windows 0 and 1 */
254 #define FIMD_PALMEM_AL_START 0x0400
255 #define FIMD_PALMEM_AL_END 0x0BFC
256
257 typedef struct {
258 uint8_t r, g, b;
259 /* D[31..24]dummy, D[23..16]rAlpha, D[15..8]gAlpha, D[7..0]bAlpha */
260 uint32_t a;
261 } rgba;
262 #define RGBA_SIZE 7
263
264 typedef void pixel_to_rgb_func(uint32_t pixel, rgba *p);
265 typedef struct Exynos4210fimdWindow Exynos4210fimdWindow;
266
267 struct Exynos4210fimdWindow {
268 uint32_t wincon; /* Window control register */
269 uint32_t buf_start[3]; /* Start address for video frame buffer */
270 uint32_t buf_end[3]; /* End address for video frame buffer */
271 uint32_t keycon[2]; /* Window color key registers */
272 uint32_t keyalpha; /* Color key alpha control register */
273 uint32_t winmap; /* Window color map register */
274 uint32_t blendeq; /* Window blending equation control register */
275 uint32_t rtqoscon; /* Window RTQOS Control Registers */
276 uint32_t palette[256]; /* Palette RAM */
277 uint32_t shadow_buf_start; /* Start address of shadow frame buffer */
278 uint32_t shadow_buf_end; /* End address of shadow frame buffer */
279 uint32_t shadow_buf_size; /* Virtual shadow screen width */
280
281 pixel_to_rgb_func *pixel_to_rgb;
282 void (*draw_line)(Exynos4210fimdWindow *w, uint8_t *src, uint8_t *dst,
283 bool blend);
284 uint32_t (*get_alpha)(Exynos4210fimdWindow *w, uint32_t pix_a);
285 uint16_t lefttop_x, lefttop_y; /* VIDOSD0 register */
286 uint16_t rightbot_x, rightbot_y; /* VIDOSD1 register */
287 uint32_t osdsize; /* VIDOSD2&3 register */
288 uint32_t alpha_val[2]; /* VIDOSD2&3, VIDWALPHA registers */
289 uint16_t virtpage_width; /* VIDWADD2 register */
290 uint16_t virtpage_offsize; /* VIDWADD2 register */
291 MemoryRegionSection mem_section; /* RAM fragment containing framebuffer */
292 uint8_t *host_fb_addr; /* Host pointer to window's framebuffer */
293 hwaddr fb_len; /* Framebuffer length */
294 };
295
296 typedef struct {
297 SysBusDevice busdev;
298 MemoryRegion iomem;
299 QemuConsole *console;
300 qemu_irq irq[3];
301
302 uint32_t vidcon[4]; /* Video main control registers 0-3 */
303 uint32_t vidtcon[4]; /* Video time control registers 0-3 */
304 uint32_t shadowcon; /* Window shadow control register */
305 uint32_t winchmap; /* Channel mapping control register */
306 uint32_t vidintcon[2]; /* Video interrupt control registers */
307 uint32_t dithmode; /* Dithering control register */
308 uint32_t wpalcon[2]; /* Window palette control registers */
309 uint32_t trigcon; /* Trigger control register */
310 uint32_t i80ifcon[4]; /* I80 interface control registers */
311 uint32_t colorgaincon; /* Color gain control register */
312 uint32_t ldi_cmdcon[2]; /* LCD I80 interface command control */
313 uint32_t sifccon[3]; /* I80 System Interface Manual Command Control */
314 uint32_t huecoef_cr[4]; /* Hue control registers */
315 uint32_t huecoef_cb[4]; /* Hue control registers */
316 uint32_t hueoffset; /* Hue offset control register */
317 uint32_t blendcon; /* Blending control register */
318 uint32_t i80ifcmd[12]; /* LCD I80 Interface Command */
319
320 Exynos4210fimdWindow window[5]; /* Window-specific registers */
321 uint8_t *ifb; /* Internal frame buffer */
322 bool invalidate; /* Image needs to be redrawn */
323 bool enabled; /* Display controller is enabled */
324 } Exynos4210fimdState;
325
326 /* Perform byte/halfword/word swap of data according to WINCON */
327 static inline void fimd_swap_data(unsigned int swap_ctl, uint64_t *data)
328 {
329 int i;
330 uint64_t res;
331 uint64_t x = *data;
332
333 if (swap_ctl & FIMD_WINCON_SWAP_BITS) {
334 res = 0;
335 for (i = 0; i < 64; i++) {
336 if (x & (1ULL << (64 - i))) {
337 res |= (1ULL << i);
338 }
339 }
340 x = res;
341 }
342
343 if (swap_ctl & FIMD_WINCON_SWAP_BYTE) {
344 x = bswap64(x);
345 }
346
347 if (swap_ctl & FIMD_WINCON_SWAP_HWORD) {
348 x = ((x & 0x000000000000FFFFULL) << 48) |
349 ((x & 0x00000000FFFF0000ULL) << 16) |
350 ((x & 0x0000FFFF00000000ULL) >> 16) |
351 ((x & 0xFFFF000000000000ULL) >> 48);
352 }
353
354 if (swap_ctl & FIMD_WINCON_SWAP_WORD) {
355 x = ((x & 0x00000000FFFFFFFFULL) << 32) |
356 ((x & 0xFFFFFFFF00000000ULL) >> 32);
357 }
358
359 *data = x;
360 }
361
362 /* Conversion routines of Pixel data from frame buffer area to internal RGBA
363 * pixel representation.
364 * Every color component internally represented as 8-bit value. If original
365 * data has less than 8 bit for component, data is extended to 8 bit. For
366 * example, if blue component has only two possible values 0 and 1 it will be
367 * extended to 0 and 0xFF */
368
369 /* One bit for alpha representation */
370 #define DEF_PIXEL_TO_RGB_A1(N, R, G, B) \
371 static void N(uint32_t pixel, rgba *p) \
372 { \
373 p->b = ((pixel & ((1 << (B)) - 1)) << (8 - (B))) | \
374 ((pixel >> (2 * (B) - 8)) & ((1 << (8 - (B))) - 1)); \
375 pixel >>= (B); \
376 p->g = (pixel & ((1 << (G)) - 1)) << (8 - (G)) | \
377 ((pixel >> (2 * (G) - 8)) & ((1 << (8 - (G))) - 1)); \
378 pixel >>= (G); \
379 p->r = (pixel & ((1 << (R)) - 1)) << (8 - (R)) | \
380 ((pixel >> (2 * (R) - 8)) & ((1 << (8 - (R))) - 1)); \
381 pixel >>= (R); \
382 p->a = (pixel & 0x1); \
383 }
384
385 DEF_PIXEL_TO_RGB_A1(pixel_a444_to_rgb, 4, 4, 4)
386 DEF_PIXEL_TO_RGB_A1(pixel_a555_to_rgb, 5, 5, 5)
387 DEF_PIXEL_TO_RGB_A1(pixel_a666_to_rgb, 6, 6, 6)
388 DEF_PIXEL_TO_RGB_A1(pixel_a665_to_rgb, 6, 6, 5)
389 DEF_PIXEL_TO_RGB_A1(pixel_a888_to_rgb, 8, 8, 8)
390 DEF_PIXEL_TO_RGB_A1(pixel_a887_to_rgb, 8, 8, 7)
391
392 /* Alpha component is always zero */
393 #define DEF_PIXEL_TO_RGB_A0(N, R, G, B) \
394 static void N(uint32_t pixel, rgba *p) \
395 { \
396 p->b = ((pixel & ((1 << (B)) - 1)) << (8 - (B))) | \
397 ((pixel >> (2 * (B) - 8)) & ((1 << (8 - (B))) - 1)); \
398 pixel >>= (B); \
399 p->g = (pixel & ((1 << (G)) - 1)) << (8 - (G)) | \
400 ((pixel >> (2 * (G) - 8)) & ((1 << (8 - (G))) - 1)); \
401 pixel >>= (G); \
402 p->r = (pixel & ((1 << (R)) - 1)) << (8 - (R)) | \
403 ((pixel >> (2 * (R) - 8)) & ((1 << (8 - (R))) - 1)); \
404 p->a = 0x0; \
405 }
406
407 DEF_PIXEL_TO_RGB_A0(pixel_565_to_rgb, 5, 6, 5)
408 DEF_PIXEL_TO_RGB_A0(pixel_555_to_rgb, 5, 5, 5)
409 DEF_PIXEL_TO_RGB_A0(pixel_666_to_rgb, 6, 6, 6)
410 DEF_PIXEL_TO_RGB_A0(pixel_888_to_rgb, 8, 8, 8)
411
412 /* Alpha component has some meaningful value */
413 #define DEF_PIXEL_TO_RGB_A(N, R, G, B, A) \
414 static void N(uint32_t pixel, rgba *p) \
415 { \
416 p->b = ((pixel & ((1 << (B)) - 1)) << (8 - (B))) | \
417 ((pixel >> (2 * (B) - 8)) & ((1 << (8 - (B))) - 1)); \
418 pixel >>= (B); \
419 p->g = (pixel & ((1 << (G)) - 1)) << (8 - (G)) | \
420 ((pixel >> (2 * (G) - 8)) & ((1 << (8 - (G))) - 1)); \
421 pixel >>= (G); \
422 p->r = (pixel & ((1 << (R)) - 1)) << (8 - (R)) | \
423 ((pixel >> (2 * (R) - 8)) & ((1 << (8 - (R))) - 1)); \
424 pixel >>= (R); \
425 p->a = (pixel & ((1 << (A)) - 1)) << (8 - (A)) | \
426 ((pixel >> (2 * (A) - 8)) & ((1 << (8 - (A))) - 1)); \
427 p->a = p->a | (p->a << 8) | (p->a << 16); \
428 }
429
430 DEF_PIXEL_TO_RGB_A(pixel_4444_to_rgb, 4, 4, 4, 4)
431 DEF_PIXEL_TO_RGB_A(pixel_8888_to_rgb, 8, 8, 8, 8)
432
433 /* Lookup table to extent 2-bit color component to 8 bit */
434 static const uint8_t pixel_lutable_2b[4] = {
435 0x0, 0x55, 0xAA, 0xFF
436 };
437 /* Lookup table to extent 3-bit color component to 8 bit */
438 static const uint8_t pixel_lutable_3b[8] = {
439 0x0, 0x24, 0x49, 0x6D, 0x92, 0xB6, 0xDB, 0xFF
440 };
441 /* Special case for a232 bpp mode */
442 static void pixel_a232_to_rgb(uint32_t pixel, rgba *p)
443 {
444 p->b = pixel_lutable_2b[(pixel & 0x3)];
445 pixel >>= 2;
446 p->g = pixel_lutable_3b[(pixel & 0x7)];
447 pixel >>= 3;
448 p->r = pixel_lutable_2b[(pixel & 0x3)];
449 pixel >>= 2;
450 p->a = (pixel & 0x1);
451 }
452
453 /* Special case for (5+1, 5+1, 5+1) mode. Data bit 15 is common LSB
454 * for all three color components */
455 static void pixel_1555_to_rgb(uint32_t pixel, rgba *p)
456 {
457 uint8_t comm = (pixel >> 15) & 1;
458 p->b = ((((pixel & 0x1F) << 1) | comm) << 2) | ((pixel >> 3) & 0x3);
459 pixel >>= 5;
460 p->g = ((((pixel & 0x1F) << 1) | comm) << 2) | ((pixel >> 3) & 0x3);
461 pixel >>= 5;
462 p->r = ((((pixel & 0x1F) << 1) | comm) << 2) | ((pixel >> 3) & 0x3);
463 p->a = 0x0;
464 }
465
466 /* Put/get pixel to/from internal LCD Controller framebuffer */
467
468 static int put_pixel_ifb(const rgba p, uint8_t *d)
469 {
470 *(uint8_t *)d++ = p.r;
471 *(uint8_t *)d++ = p.g;
472 *(uint8_t *)d++ = p.b;
473 *(uint32_t *)d = p.a;
474 return RGBA_SIZE;
475 }
476
477 static int get_pixel_ifb(const uint8_t *s, rgba *p)
478 {
479 p->r = *(uint8_t *)s++;
480 p->g = *(uint8_t *)s++;
481 p->b = *(uint8_t *)s++;
482 p->a = (*(uint32_t *)s) & 0x00FFFFFF;
483 return RGBA_SIZE;
484 }
485
486 static pixel_to_rgb_func *palette_data_format[8] = {
487 [0] = pixel_565_to_rgb,
488 [1] = pixel_a555_to_rgb,
489 [2] = pixel_666_to_rgb,
490 [3] = pixel_a665_to_rgb,
491 [4] = pixel_a666_to_rgb,
492 [5] = pixel_888_to_rgb,
493 [6] = pixel_a888_to_rgb,
494 [7] = pixel_8888_to_rgb
495 };
496
497 /* Returns Index in palette data formats table for given window number WINDOW */
498 static uint32_t
499 exynos4210_fimd_palette_format(Exynos4210fimdState *s, int window)
500 {
501 uint32_t ret;
502
503 switch (window) {
504 case 0:
505 ret = (s->wpalcon[1] >> FIMD_WPAL_W0PAL_L_SHT) & FIMD_WPAL_W0PAL_L;
506 if (ret != 7) {
507 ret = 6 - ret;
508 }
509 break;
510 case 1:
511 ret = (s->wpalcon[1] >> FIMD_WPAL_W1PAL_L_SHT) & FIMD_WPAL_W1PAL_L;
512 if (ret != 7) {
513 ret = 6 - ret;
514 }
515 break;
516 case 2:
517 ret = ((s->wpalcon[0] >> FIMD_WPAL_W2PAL_H_SHT) & FIMD_WPAL_W2PAL_H) |
518 ((s->wpalcon[1] >> FIMD_WPAL_W2PAL_L_SHT) & FIMD_WPAL_W2PAL_L);
519 break;
520 case 3:
521 ret = ((s->wpalcon[0] >> FIMD_WPAL_W3PAL_H_SHT) & FIMD_WPAL_W3PAL_H) |
522 ((s->wpalcon[1] >> FIMD_WPAL_W3PAL_L_SHT) & FIMD_WPAL_W3PAL_L);
523 break;
524 case 4:
525 ret = ((s->wpalcon[0] >> FIMD_WPAL_W4PAL_H_SHT) & FIMD_WPAL_W4PAL_H) |
526 ((s->wpalcon[1] >> FIMD_WPAL_W4PAL_L_SHT) & FIMD_WPAL_W4PAL_L);
527 break;
528 default:
529 hw_error("exynos4210.fimd: incorrect window number %d\n", window);
530 ret = 0;
531 break;
532 }
533 return ret;
534 }
535
536 #define FIMD_1_MINUS_COLOR(x) \
537 ((0xFF - ((x) & 0xFF)) | (0xFF00 - ((x) & 0xFF00)) | \
538 (0xFF0000 - ((x) & 0xFF0000)))
539 #define EXTEND_LOWER_HALFBYTE(x) (((x) & 0xF0F0F) | (((x) << 4) & 0xF0F0F0))
540 #define EXTEND_UPPER_HALFBYTE(x) (((x) & 0xF0F0F0) | (((x) >> 4) & 0xF0F0F))
541
542 /* Multiply three lower bytes of two 32-bit words with each other.
543 * Each byte with values 0-255 is considered as a number with possible values
544 * in a range [0 - 1] */
545 static inline uint32_t fimd_mult_each_byte(uint32_t a, uint32_t b)
546 {
547 uint32_t tmp;
548 uint32_t ret;
549
550 ret = ((tmp = (((a & 0xFF) * (b & 0xFF)) / 0xFF)) > 0xFF) ? 0xFF : tmp;
551 ret |= ((tmp = ((((a >> 8) & 0xFF) * ((b >> 8) & 0xFF)) / 0xFF)) > 0xFF) ?
552 0xFF00 : tmp << 8;
553 ret |= ((tmp = ((((a >> 16) & 0xFF) * ((b >> 16) & 0xFF)) / 0xFF)) > 0xFF) ?
554 0xFF0000 : tmp << 16;
555 return ret;
556 }
557
558 /* For each corresponding bytes of two 32-bit words: (a*b + c*d)
559 * Byte values 0-255 are mapped to a range [0 .. 1] */
560 static inline uint32_t
561 fimd_mult_and_sum_each_byte(uint32_t a, uint32_t b, uint32_t c, uint32_t d)
562 {
563 uint32_t tmp;
564 uint32_t ret;
565
566 ret = ((tmp = (((a & 0xFF) * (b & 0xFF) + (c & 0xFF) * (d & 0xFF)) / 0xFF))
567 > 0xFF) ? 0xFF : tmp;
568 ret |= ((tmp = ((((a >> 8) & 0xFF) * ((b >> 8) & 0xFF) + ((c >> 8) & 0xFF) *
569 ((d >> 8) & 0xFF)) / 0xFF)) > 0xFF) ? 0xFF00 : tmp << 8;
570 ret |= ((tmp = ((((a >> 16) & 0xFF) * ((b >> 16) & 0xFF) +
571 ((c >> 16) & 0xFF) * ((d >> 16) & 0xFF)) / 0xFF)) > 0xFF) ?
572 0xFF0000 : tmp << 16;
573 return ret;
574 }
575
576 /* These routines cover all possible sources of window's transparent factor
577 * used in blending equation. Choice of routine is affected by WPALCON
578 * registers, BLENDCON register and window's WINCON register */
579
580 static uint32_t fimd_get_alpha_pix(Exynos4210fimdWindow *w, uint32_t pix_a)
581 {
582 return pix_a;
583 }
584
585 static uint32_t
586 fimd_get_alpha_pix_extlow(Exynos4210fimdWindow *w, uint32_t pix_a)
587 {
588 return EXTEND_LOWER_HALFBYTE(pix_a);
589 }
590
591 static uint32_t
592 fimd_get_alpha_pix_exthigh(Exynos4210fimdWindow *w, uint32_t pix_a)
593 {
594 return EXTEND_UPPER_HALFBYTE(pix_a);
595 }
596
597 static uint32_t fimd_get_alpha_mult(Exynos4210fimdWindow *w, uint32_t pix_a)
598 {
599 return fimd_mult_each_byte(pix_a, w->alpha_val[0]);
600 }
601
602 static uint32_t fimd_get_alpha_mult_ext(Exynos4210fimdWindow *w, uint32_t pix_a)
603 {
604 return fimd_mult_each_byte(EXTEND_LOWER_HALFBYTE(pix_a),
605 EXTEND_UPPER_HALFBYTE(w->alpha_val[0]));
606 }
607
608 static uint32_t fimd_get_alpha_aen(Exynos4210fimdWindow *w, uint32_t pix_a)
609 {
610 return w->alpha_val[pix_a];
611 }
612
613 static uint32_t fimd_get_alpha_aen_ext(Exynos4210fimdWindow *w, uint32_t pix_a)
614 {
615 return EXTEND_UPPER_HALFBYTE(w->alpha_val[pix_a]);
616 }
617
618 static uint32_t fimd_get_alpha_sel(Exynos4210fimdWindow *w, uint32_t pix_a)
619 {
620 return w->alpha_val[(w->wincon & FIMD_WINCON_ALPHA_SEL) ? 1 : 0];
621 }
622
623 static uint32_t fimd_get_alpha_sel_ext(Exynos4210fimdWindow *w, uint32_t pix_a)
624 {
625 return EXTEND_UPPER_HALFBYTE(w->alpha_val[(w->wincon &
626 FIMD_WINCON_ALPHA_SEL) ? 1 : 0]);
627 }
628
629 /* Updates currently active alpha value get function for specified window */
630 static void fimd_update_get_alpha(Exynos4210fimdState *s, int win)
631 {
632 Exynos4210fimdWindow *w = &s->window[win];
633 const bool alpha_is_8bit = s->blendcon & FIMD_ALPHA_8BIT;
634
635 if (w->wincon & FIMD_WINCON_BLD_PIX) {
636 if ((w->wincon & FIMD_WINCON_ALPHA_SEL) && WIN_BPP_MODE_WITH_ALPHA(w)) {
637 /* In this case, alpha component contains meaningful value */
638 if (w->wincon & FIMD_WINCON_ALPHA_MUL) {
639 w->get_alpha = alpha_is_8bit ?
640 fimd_get_alpha_mult : fimd_get_alpha_mult_ext;
641 } else {
642 w->get_alpha = alpha_is_8bit ?
643 fimd_get_alpha_pix : fimd_get_alpha_pix_extlow;
644 }
645 } else {
646 if (IS_PALETTIZED_MODE(w) &&
647 PAL_MODE_WITH_ALPHA(exynos4210_fimd_palette_format(s, win))) {
648 /* Alpha component has 8-bit numeric value */
649 w->get_alpha = alpha_is_8bit ?
650 fimd_get_alpha_pix : fimd_get_alpha_pix_exthigh;
651 } else {
652 /* Alpha has only two possible values (AEN) */
653 w->get_alpha = alpha_is_8bit ?
654 fimd_get_alpha_aen : fimd_get_alpha_aen_ext;
655 }
656 }
657 } else {
658 w->get_alpha = alpha_is_8bit ? fimd_get_alpha_sel :
659 fimd_get_alpha_sel_ext;
660 }
661 }
662
663 /* Blends current window's (w) pixel (foreground pixel *ret) with background
664 * window (w_blend) pixel p_bg according to formula:
665 * NEW_COLOR = a_coef x FG_PIXEL_COLOR + b_coef x BG_PIXEL_COLOR
666 * NEW_ALPHA = p_coef x FG_ALPHA + q_coef x BG_ALPHA
667 */
668 static void
669 exynos4210_fimd_blend_pixel(Exynos4210fimdWindow *w, rgba p_bg, rgba *ret)
670 {
671 rgba p_fg = *ret;
672 uint32_t bg_color = ((p_bg.r & 0xFF) << 16) | ((p_bg.g & 0xFF) << 8) |
673 (p_bg.b & 0xFF);
674 uint32_t fg_color = ((p_fg.r & 0xFF) << 16) | ((p_fg.g & 0xFF) << 8) |
675 (p_fg.b & 0xFF);
676 uint32_t alpha_fg = p_fg.a;
677 int i;
678 /* It is possible that blending equation parameters a and b do not
679 * depend on window BLENEQ register. Account for this with first_coef */
680 enum { A_COEF = 0, B_COEF = 1, P_COEF = 2, Q_COEF = 3, COEF_NUM = 4};
681 uint32_t first_coef = A_COEF;
682 uint32_t blend_param[COEF_NUM];
683
684 if (w->keycon[0] & FIMD_WKEYCON0_KEYEN) {
685 uint32_t colorkey = (w->keycon[1] &
686 ~(w->keycon[0] & FIMD_WKEYCON0_COMPKEY)) & FIMD_WKEYCON0_COMPKEY;
687
688 if ((w->keycon[0] & FIMD_WKEYCON0_DIRCON) &&
689 (bg_color & ~(w->keycon[0] & FIMD_WKEYCON0_COMPKEY)) == colorkey) {
690 /* Foreground pixel is displayed */
691 if (w->keycon[0] & FIMD_WKEYCON0_KEYBLEN) {
692 alpha_fg = w->keyalpha;
693 blend_param[A_COEF] = alpha_fg;
694 blend_param[B_COEF] = FIMD_1_MINUS_COLOR(alpha_fg);
695 } else {
696 alpha_fg = 0;
697 blend_param[A_COEF] = 0xFFFFFF;
698 blend_param[B_COEF] = 0x0;
699 }
700 first_coef = P_COEF;
701 } else if ((w->keycon[0] & FIMD_WKEYCON0_DIRCON) == 0 &&
702 (fg_color & ~(w->keycon[0] & FIMD_WKEYCON0_COMPKEY)) == colorkey) {
703 /* Background pixel is displayed */
704 if (w->keycon[0] & FIMD_WKEYCON0_KEYBLEN) {
705 alpha_fg = w->keyalpha;
706 blend_param[A_COEF] = alpha_fg;
707 blend_param[B_COEF] = FIMD_1_MINUS_COLOR(alpha_fg);
708 } else {
709 alpha_fg = 0;
710 blend_param[A_COEF] = 0x0;
711 blend_param[B_COEF] = 0xFFFFFF;
712 }
713 first_coef = P_COEF;
714 }
715 }
716
717 for (i = first_coef; i < COEF_NUM; i++) {
718 switch ((w->blendeq >> i * 6) & FIMD_BLENDEQ_COEF_MASK) {
719 case 0:
720 blend_param[i] = 0;
721 break;
722 case 1:
723 blend_param[i] = 0xFFFFFF;
724 break;
725 case 2:
726 blend_param[i] = alpha_fg;
727 break;
728 case 3:
729 blend_param[i] = FIMD_1_MINUS_COLOR(alpha_fg);
730 break;
731 case 4:
732 blend_param[i] = p_bg.a;
733 break;
734 case 5:
735 blend_param[i] = FIMD_1_MINUS_COLOR(p_bg.a);
736 break;
737 case 6:
738 blend_param[i] = w->alpha_val[0];
739 break;
740 case 10:
741 blend_param[i] = fg_color;
742 break;
743 case 11:
744 blend_param[i] = FIMD_1_MINUS_COLOR(fg_color);
745 break;
746 case 12:
747 blend_param[i] = bg_color;
748 break;
749 case 13:
750 blend_param[i] = FIMD_1_MINUS_COLOR(bg_color);
751 break;
752 default:
753 hw_error("exynos4210.fimd: blend equation coef illegal value\n");
754 break;
755 }
756 }
757
758 fg_color = fimd_mult_and_sum_each_byte(bg_color, blend_param[B_COEF],
759 fg_color, blend_param[A_COEF]);
760 ret->b = fg_color & 0xFF;
761 fg_color >>= 8;
762 ret->g = fg_color & 0xFF;
763 fg_color >>= 8;
764 ret->r = fg_color & 0xFF;
765 ret->a = fimd_mult_and_sum_each_byte(alpha_fg, blend_param[P_COEF],
766 p_bg.a, blend_param[Q_COEF]);
767 }
768
769 /* These routines read data from video frame buffer in system RAM, convert
770 * this data to display controller internal representation, if necessary,
771 * perform pixel blending with data, currently presented in internal buffer.
772 * Result is stored in display controller internal frame buffer. */
773
774 /* Draw line with index in palette table in RAM frame buffer data */
775 #define DEF_DRAW_LINE_PALETTE(N) \
776 static void glue(draw_line_palette_, N)(Exynos4210fimdWindow *w, uint8_t *src, \
777 uint8_t *dst, bool blend) \
778 { \
779 int width = w->rightbot_x - w->lefttop_x + 1; \
780 uint8_t *ifb = dst; \
781 uint8_t swap = (w->wincon & FIMD_WINCON_SWAP) >> FIMD_WINCON_SWAP_SHIFT; \
782 uint64_t data; \
783 rgba p, p_old; \
784 int i; \
785 do { \
786 data = ldq_raw((void *)src); \
787 src += 8; \
788 fimd_swap_data(swap, &data); \
789 for (i = (64 / (N) - 1); i >= 0; i--) { \
790 w->pixel_to_rgb(w->palette[(data >> ((N) * i)) & \
791 ((1ULL << (N)) - 1)], &p); \
792 p.a = w->get_alpha(w, p.a); \
793 if (blend) { \
794 ifb += get_pixel_ifb(ifb, &p_old); \
795 exynos4210_fimd_blend_pixel(w, p_old, &p); \
796 } \
797 dst += put_pixel_ifb(p, dst); \
798 } \
799 width -= (64 / (N)); \
800 } while (width > 0); \
801 }
802
803 /* Draw line with direct color value in RAM frame buffer data */
804 #define DEF_DRAW_LINE_NOPALETTE(N) \
805 static void glue(draw_line_, N)(Exynos4210fimdWindow *w, uint8_t *src, \
806 uint8_t *dst, bool blend) \
807 { \
808 int width = w->rightbot_x - w->lefttop_x + 1; \
809 uint8_t *ifb = dst; \
810 uint8_t swap = (w->wincon & FIMD_WINCON_SWAP) >> FIMD_WINCON_SWAP_SHIFT; \
811 uint64_t data; \
812 rgba p, p_old; \
813 int i; \
814 do { \
815 data = ldq_raw((void *)src); \
816 src += 8; \
817 fimd_swap_data(swap, &data); \
818 for (i = (64 / (N) - 1); i >= 0; i--) { \
819 w->pixel_to_rgb((data >> ((N) * i)) & ((1ULL << (N)) - 1), &p); \
820 p.a = w->get_alpha(w, p.a); \
821 if (blend) { \
822 ifb += get_pixel_ifb(ifb, &p_old); \
823 exynos4210_fimd_blend_pixel(w, p_old, &p); \
824 } \
825 dst += put_pixel_ifb(p, dst); \
826 } \
827 width -= (64 / (N)); \
828 } while (width > 0); \
829 }
830
831 DEF_DRAW_LINE_PALETTE(1)
832 DEF_DRAW_LINE_PALETTE(2)
833 DEF_DRAW_LINE_PALETTE(4)
834 DEF_DRAW_LINE_PALETTE(8)
835 DEF_DRAW_LINE_NOPALETTE(8) /* 8bpp mode has palette and non-palette versions */
836 DEF_DRAW_LINE_NOPALETTE(16)
837 DEF_DRAW_LINE_NOPALETTE(32)
838
839 /* Special draw line routine for window color map case */
840 static void draw_line_mapcolor(Exynos4210fimdWindow *w, uint8_t *src,
841 uint8_t *dst, bool blend)
842 {
843 rgba p, p_old;
844 uint8_t *ifb = dst;
845 int width = w->rightbot_x - w->lefttop_x + 1;
846 uint32_t map_color = w->winmap & FIMD_WINMAP_COLOR_MASK;
847
848 do {
849 pixel_888_to_rgb(map_color, &p);
850 p.a = w->get_alpha(w, p.a);
851 if (blend) {
852 ifb += get_pixel_ifb(ifb, &p_old);
853 exynos4210_fimd_blend_pixel(w, p_old, &p);
854 }
855 dst += put_pixel_ifb(p, dst);
856 } while (--width);
857 }
858
859 /* Write RGB to QEMU's GraphicConsole framebuffer */
860
861 static int put_to_qemufb_pixel8(const rgba p, uint8_t *d)
862 {
863 uint32_t pixel = rgb_to_pixel8(p.r, p.g, p.b);
864 *(uint8_t *)d = pixel;
865 return 1;
866 }
867
868 static int put_to_qemufb_pixel15(const rgba p, uint8_t *d)
869 {
870 uint32_t pixel = rgb_to_pixel15(p.r, p.g, p.b);
871 *(uint16_t *)d = pixel;
872 return 2;
873 }
874
875 static int put_to_qemufb_pixel16(const rgba p, uint8_t *d)
876 {
877 uint32_t pixel = rgb_to_pixel16(p.r, p.g, p.b);
878 *(uint16_t *)d = pixel;
879 return 2;
880 }
881
882 static int put_to_qemufb_pixel24(const rgba p, uint8_t *d)
883 {
884 uint32_t pixel = rgb_to_pixel24(p.r, p.g, p.b);
885 *(uint8_t *)d++ = (pixel >> 0) & 0xFF;
886 *(uint8_t *)d++ = (pixel >> 8) & 0xFF;
887 *(uint8_t *)d++ = (pixel >> 16) & 0xFF;
888 return 3;
889 }
890
891 static int put_to_qemufb_pixel32(const rgba p, uint8_t *d)
892 {
893 uint32_t pixel = rgb_to_pixel24(p.r, p.g, p.b);
894 *(uint32_t *)d = pixel;
895 return 4;
896 }
897
898 /* Routine to copy pixel from internal buffer to QEMU buffer */
899 static int (*put_pixel_toqemu)(const rgba p, uint8_t *pixel);
900 static inline void fimd_update_putpix_qemu(int bpp)
901 {
902 switch (bpp) {
903 case 8:
904 put_pixel_toqemu = put_to_qemufb_pixel8;
905 break;
906 case 15:
907 put_pixel_toqemu = put_to_qemufb_pixel15;
908 break;
909 case 16:
910 put_pixel_toqemu = put_to_qemufb_pixel16;
911 break;
912 case 24:
913 put_pixel_toqemu = put_to_qemufb_pixel24;
914 break;
915 case 32:
916 put_pixel_toqemu = put_to_qemufb_pixel32;
917 break;
918 default:
919 hw_error("exynos4210.fimd: unsupported BPP (%d)", bpp);
920 break;
921 }
922 }
923
924 /* Routine to copy a line from internal frame buffer to QEMU display */
925 static void fimd_copy_line_toqemu(int width, uint8_t *src, uint8_t *dst)
926 {
927 rgba p;
928
929 do {
930 src += get_pixel_ifb(src, &p);
931 dst += put_pixel_toqemu(p, dst);
932 } while (--width);
933 }
934
935 /* Parse BPPMODE_F = WINCON1[5:2] bits */
936 static void exynos4210_fimd_update_win_bppmode(Exynos4210fimdState *s, int win)
937 {
938 Exynos4210fimdWindow *w = &s->window[win];
939
940 if (w->winmap & FIMD_WINMAP_EN) {
941 w->draw_line = draw_line_mapcolor;
942 return;
943 }
944
945 switch (WIN_BPP_MODE(w)) {
946 case 0:
947 w->draw_line = draw_line_palette_1;
948 w->pixel_to_rgb =
949 palette_data_format[exynos4210_fimd_palette_format(s, win)];
950 break;
951 case 1:
952 w->draw_line = draw_line_palette_2;
953 w->pixel_to_rgb =
954 palette_data_format[exynos4210_fimd_palette_format(s, win)];
955 break;
956 case 2:
957 w->draw_line = draw_line_palette_4;
958 w->pixel_to_rgb =
959 palette_data_format[exynos4210_fimd_palette_format(s, win)];
960 break;
961 case 3:
962 w->draw_line = draw_line_palette_8;
963 w->pixel_to_rgb =
964 palette_data_format[exynos4210_fimd_palette_format(s, win)];
965 break;
966 case 4:
967 w->draw_line = draw_line_8;
968 w->pixel_to_rgb = pixel_a232_to_rgb;
969 break;
970 case 5:
971 w->draw_line = draw_line_16;
972 w->pixel_to_rgb = pixel_565_to_rgb;
973 break;
974 case 6:
975 w->draw_line = draw_line_16;
976 w->pixel_to_rgb = pixel_a555_to_rgb;
977 break;
978 case 7:
979 w->draw_line = draw_line_16;
980 w->pixel_to_rgb = pixel_1555_to_rgb;
981 break;
982 case 8:
983 w->draw_line = draw_line_32;
984 w->pixel_to_rgb = pixel_666_to_rgb;
985 break;
986 case 9:
987 w->draw_line = draw_line_32;
988 w->pixel_to_rgb = pixel_a665_to_rgb;
989 break;
990 case 10:
991 w->draw_line = draw_line_32;
992 w->pixel_to_rgb = pixel_a666_to_rgb;
993 break;
994 case 11:
995 w->draw_line = draw_line_32;
996 w->pixel_to_rgb = pixel_888_to_rgb;
997 break;
998 case 12:
999 w->draw_line = draw_line_32;
1000 w->pixel_to_rgb = pixel_a887_to_rgb;
1001 break;
1002 case 13:
1003 w->draw_line = draw_line_32;
1004 if ((w->wincon & FIMD_WINCON_BLD_PIX) && (w->wincon &
1005 FIMD_WINCON_ALPHA_SEL)) {
1006 w->pixel_to_rgb = pixel_8888_to_rgb;
1007 } else {
1008 w->pixel_to_rgb = pixel_a888_to_rgb;
1009 }
1010 break;
1011 case 14:
1012 w->draw_line = draw_line_16;
1013 if ((w->wincon & FIMD_WINCON_BLD_PIX) && (w->wincon &
1014 FIMD_WINCON_ALPHA_SEL)) {
1015 w->pixel_to_rgb = pixel_4444_to_rgb;
1016 } else {
1017 w->pixel_to_rgb = pixel_a444_to_rgb;
1018 }
1019 break;
1020 case 15:
1021 w->draw_line = draw_line_16;
1022 w->pixel_to_rgb = pixel_555_to_rgb;
1023 break;
1024 }
1025 }
1026
1027 #if EXYNOS4210_FIMD_MODE_TRACE > 0
1028 static const char *exynos4210_fimd_get_bppmode(int mode_code)
1029 {
1030 switch (mode_code) {
1031 case 0:
1032 return "1 bpp";
1033 case 1:
1034 return "2 bpp";
1035 case 2:
1036 return "4 bpp";
1037 case 3:
1038 return "8 bpp (palettized)";
1039 case 4:
1040 return "8 bpp (non-palettized, A: 1-R:2-G:3-B:2)";
1041 case 5:
1042 return "16 bpp (non-palettized, R:5-G:6-B:5)";
1043 case 6:
1044 return "16 bpp (non-palettized, A:1-R:5-G:5-B:5)";
1045 case 7:
1046 return "16 bpp (non-palettized, I :1-R:5-G:5-B:5)";
1047 case 8:
1048 return "Unpacked 18 bpp (non-palettized, R:6-G:6-B:6)";
1049 case 9:
1050 return "Unpacked 18bpp (non-palettized,A:1-R:6-G:6-B:5)";
1051 case 10:
1052 return "Unpacked 19bpp (non-palettized,A:1-R:6-G:6-B:6)";
1053 case 11:
1054 return "Unpacked 24 bpp (non-palettized R:8-G:8-B:8)";
1055 case 12:
1056 return "Unpacked 24 bpp (non-palettized A:1-R:8-G:8-B:7)";
1057 case 13:
1058 return "Unpacked 25 bpp (non-palettized A:1-R:8-G:8-B:8)";
1059 case 14:
1060 return "Unpacked 13 bpp (non-palettized A:1-R:4-G:4-B:4)";
1061 case 15:
1062 return "Unpacked 15 bpp (non-palettized R:5-G:5-B:5)";
1063 default:
1064 return "Non-existing bpp mode";
1065 }
1066 }
1067
1068 static inline void exynos4210_fimd_trace_bppmode(Exynos4210fimdState *s,
1069 int win_num, uint32_t val)
1070 {
1071 Exynos4210fimdWindow *w = &s->window[win_num];
1072
1073 if (w->winmap & FIMD_WINMAP_EN) {
1074 printf("QEMU FIMD: Window %d is mapped with MAPCOLOR=0x%x\n",
1075 win_num, w->winmap & 0xFFFFFF);
1076 return;
1077 }
1078
1079 if ((val != 0xFFFFFFFF) && ((w->wincon >> 2) & 0xF) == ((val >> 2) & 0xF)) {
1080 return;
1081 }
1082 printf("QEMU FIMD: Window %d BPP mode set to %s\n", win_num,
1083 exynos4210_fimd_get_bppmode((val >> 2) & 0xF));
1084 }
1085 #else
1086 static inline void exynos4210_fimd_trace_bppmode(Exynos4210fimdState *s,
1087 int win_num, uint32_t val)
1088 {
1089
1090 }
1091 #endif
1092
1093 static inline int fimd_get_buffer_id(Exynos4210fimdWindow *w)
1094 {
1095 switch (w->wincon & FIMD_WINCON_BUFSTATUS) {
1096 case FIMD_WINCON_BUF0_STAT:
1097 return 0;
1098 case FIMD_WINCON_BUF1_STAT:
1099 return 1;
1100 case FIMD_WINCON_BUF2_STAT:
1101 return 2;
1102 default:
1103 DPRINT_ERROR("Non-existent buffer index\n");
1104 return 0;
1105 }
1106 }
1107
1108 /* Updates specified window's MemorySection based on values of WINCON,
1109 * VIDOSDA, VIDOSDB, VIDWADDx and SHADOWCON registers */
1110 static void fimd_update_memory_section(Exynos4210fimdState *s, unsigned win)
1111 {
1112 Exynos4210fimdWindow *w = &s->window[win];
1113 hwaddr fb_start_addr, fb_mapped_len;
1114
1115 if (!s->enabled || !(w->wincon & FIMD_WINCON_ENWIN) ||
1116 FIMD_WINDOW_PROTECTED(s->shadowcon, win)) {
1117 return;
1118 }
1119
1120 if (w->host_fb_addr) {
1121 cpu_physical_memory_unmap(w->host_fb_addr, w->fb_len, 0, 0);
1122 w->host_fb_addr = NULL;
1123 w->fb_len = 0;
1124 }
1125
1126 fb_start_addr = w->buf_start[fimd_get_buffer_id(w)];
1127 /* Total number of bytes of virtual screen used by current window */
1128 w->fb_len = fb_mapped_len = (w->virtpage_width + w->virtpage_offsize) *
1129 (w->rightbot_y - w->lefttop_y + 1);
1130 w->mem_section = memory_region_find(sysbus_address_space(&s->busdev),
1131 fb_start_addr, w->fb_len);
1132 assert(w->mem_section.mr);
1133 assert(w->mem_section.offset_within_address_space == fb_start_addr);
1134 DPRINT_TRACE("Window %u framebuffer changed: address=0x%08x, len=0x%x\n",
1135 win, fb_start_addr, w->fb_len);
1136
1137 if (w->mem_section.size != w->fb_len ||
1138 !memory_region_is_ram(w->mem_section.mr)) {
1139 DPRINT_ERROR("Failed to find window %u framebuffer region\n", win);
1140 goto error_return;
1141 }
1142
1143 w->host_fb_addr = cpu_physical_memory_map(fb_start_addr, &fb_mapped_len, 0);
1144 if (!w->host_fb_addr) {
1145 DPRINT_ERROR("Failed to map window %u framebuffer\n", win);
1146 goto error_return;
1147 }
1148
1149 if (fb_mapped_len != w->fb_len) {
1150 DPRINT_ERROR("Window %u mapped framebuffer length is less then "
1151 "expected\n", win);
1152 cpu_physical_memory_unmap(w->host_fb_addr, fb_mapped_len, 0, 0);
1153 goto error_return;
1154 }
1155 return;
1156
1157 error_return:
1158 w->mem_section.mr = NULL;
1159 w->mem_section.size = 0;
1160 w->host_fb_addr = NULL;
1161 w->fb_len = 0;
1162 }
1163
1164 static void exynos4210_fimd_enable(Exynos4210fimdState *s, bool enabled)
1165 {
1166 if (enabled && !s->enabled) {
1167 unsigned w;
1168 s->enabled = true;
1169 for (w = 0; w < NUM_OF_WINDOWS; w++) {
1170 fimd_update_memory_section(s, w);
1171 }
1172 }
1173 s->enabled = enabled;
1174 DPRINT_TRACE("display controller %s\n", enabled ? "enabled" : "disabled");
1175 }
1176
1177 static inline uint32_t unpack_upper_4(uint32_t x)
1178 {
1179 return ((x & 0xF00) << 12) | ((x & 0xF0) << 8) | ((x & 0xF) << 4);
1180 }
1181
1182 static inline uint32_t pack_upper_4(uint32_t x)
1183 {
1184 return (((x & 0xF00000) >> 12) | ((x & 0xF000) >> 8) |
1185 ((x & 0xF0) >> 4)) & 0xFFF;
1186 }
1187
1188 static void exynos4210_fimd_update_irq(Exynos4210fimdState *s)
1189 {
1190 if (!(s->vidintcon[0] & FIMD_VIDINT_INTEN)) {
1191 qemu_irq_lower(s->irq[0]);
1192 qemu_irq_lower(s->irq[1]);
1193 qemu_irq_lower(s->irq[2]);
1194 return;
1195 }
1196 if ((s->vidintcon[0] & FIMD_VIDINT_INTFIFOEN) &&
1197 (s->vidintcon[1] & FIMD_VIDINT_INTFIFOPEND)) {
1198 qemu_irq_raise(s->irq[0]);
1199 } else {
1200 qemu_irq_lower(s->irq[0]);
1201 }
1202 if ((s->vidintcon[0] & FIMD_VIDINT_INTFRMEN) &&
1203 (s->vidintcon[1] & FIMD_VIDINT_INTFRMPEND)) {
1204 qemu_irq_raise(s->irq[1]);
1205 } else {
1206 qemu_irq_lower(s->irq[1]);
1207 }
1208 if ((s->vidintcon[0] & FIMD_VIDINT_I80IFDONE) &&
1209 (s->vidintcon[1] & FIMD_VIDINT_INTI80PEND)) {
1210 qemu_irq_raise(s->irq[2]);
1211 } else {
1212 qemu_irq_lower(s->irq[2]);
1213 }
1214 }
1215
1216 static void exynos4210_fimd_invalidate(void *opaque)
1217 {
1218 Exynos4210fimdState *s = (Exynos4210fimdState *)opaque;
1219 s->invalidate = true;
1220 }
1221
1222 static void exynos4210_update_resolution(Exynos4210fimdState *s)
1223 {
1224 DisplaySurface *surface = qemu_console_surface(s->console);
1225
1226 /* LCD resolution is stored in VIDEO TIME CONTROL REGISTER 2 */
1227 uint32_t width = ((s->vidtcon[2] >> FIMD_VIDTCON2_HOR_SHIFT) &
1228 FIMD_VIDTCON2_SIZE_MASK) + 1;
1229 uint32_t height = ((s->vidtcon[2] >> FIMD_VIDTCON2_VER_SHIFT) &
1230 FIMD_VIDTCON2_SIZE_MASK) + 1;
1231
1232 if (s->ifb == NULL || surface_width(surface) != width ||
1233 surface_height(surface) != height) {
1234 DPRINT_L1("Resolution changed from %ux%u to %ux%u\n",
1235 surface_width(surface), surface_height(surface), width, height);
1236 qemu_console_resize(s->console, width, height);
1237 s->ifb = g_realloc(s->ifb, width * height * RGBA_SIZE + 1);
1238 memset(s->ifb, 0, width * height * RGBA_SIZE + 1);
1239 exynos4210_fimd_invalidate(s);
1240 }
1241 }
1242
1243 static void exynos4210_fimd_update(void *opaque)
1244 {
1245 Exynos4210fimdState *s = (Exynos4210fimdState *)opaque;
1246 DisplaySurface *surface = qemu_console_surface(s->console);
1247 Exynos4210fimdWindow *w;
1248 int i, line;
1249 hwaddr fb_line_addr, inc_size;
1250 int scrn_height;
1251 int first_line = -1, last_line = -1, scrn_width;
1252 bool blend = false;
1253 uint8_t *host_fb_addr;
1254 bool is_dirty = false;
1255 const int global_width = (s->vidtcon[2] & FIMD_VIDTCON2_SIZE_MASK) + 1;
1256 const int global_height = ((s->vidtcon[2] >> FIMD_VIDTCON2_VER_SHIFT) &
1257 FIMD_VIDTCON2_SIZE_MASK) + 1;
1258
1259 if (!s || !s->console || !surface_bits_per_pixel(surface) ||
1260 !s->enabled) {
1261 return;
1262 }
1263 exynos4210_update_resolution(s);
1264
1265 for (i = 0; i < NUM_OF_WINDOWS; i++) {
1266 w = &s->window[i];
1267 if ((w->wincon & FIMD_WINCON_ENWIN) && w->host_fb_addr) {
1268 scrn_height = w->rightbot_y - w->lefttop_y + 1;
1269 scrn_width = w->virtpage_width;
1270 /* Total width of virtual screen page in bytes */
1271 inc_size = scrn_width + w->virtpage_offsize;
1272 memory_region_sync_dirty_bitmap(w->mem_section.mr);
1273 host_fb_addr = w->host_fb_addr;
1274 fb_line_addr = w->mem_section.offset_within_region;
1275
1276 for (line = 0; line < scrn_height; line++) {
1277 is_dirty = memory_region_get_dirty(w->mem_section.mr,
1278 fb_line_addr, scrn_width, DIRTY_MEMORY_VGA);
1279
1280 if (s->invalidate || is_dirty) {
1281 if (first_line == -1) {
1282 first_line = line;
1283 }
1284 last_line = line;
1285 w->draw_line(w, host_fb_addr, s->ifb +
1286 w->lefttop_x * RGBA_SIZE + (w->lefttop_y + line) *
1287 global_width * RGBA_SIZE, blend);
1288 }
1289 host_fb_addr += inc_size;
1290 fb_line_addr += inc_size;
1291 is_dirty = false;
1292 }
1293 memory_region_reset_dirty(w->mem_section.mr,
1294 w->mem_section.offset_within_region,
1295 w->fb_len, DIRTY_MEMORY_VGA);
1296 blend = true;
1297 }
1298 }
1299
1300 /* Copy resulting image to QEMU_CONSOLE. */
1301 if (first_line >= 0) {
1302 uint8_t *d;
1303 int bpp;
1304
1305 bpp = surface_bits_per_pixel(surface);
1306 fimd_update_putpix_qemu(bpp);
1307 bpp = (bpp + 1) >> 3;
1308 d = surface_data(surface);
1309 for (line = first_line; line <= last_line; line++) {
1310 fimd_copy_line_toqemu(global_width, s->ifb + global_width * line *
1311 RGBA_SIZE, d + global_width * line * bpp);
1312 }
1313 dpy_gfx_update(s->console, 0, 0, global_width, global_height);
1314 }
1315 s->invalidate = false;
1316 s->vidintcon[1] |= FIMD_VIDINT_INTFRMPEND;
1317 if ((s->vidcon[0] & FIMD_VIDCON0_ENVID_F) == 0) {
1318 exynos4210_fimd_enable(s, false);
1319 }
1320 exynos4210_fimd_update_irq(s);
1321 }
1322
1323 static void exynos4210_fimd_reset(DeviceState *d)
1324 {
1325 Exynos4210fimdState *s = DO_UPCAST(Exynos4210fimdState, busdev.qdev, d);
1326 unsigned w;
1327
1328 DPRINT_TRACE("Display controller reset\n");
1329 /* Set all display controller registers to 0 */
1330 memset(&s->vidcon, 0, (uint8_t *)&s->window - (uint8_t *)&s->vidcon);
1331 for (w = 0; w < NUM_OF_WINDOWS; w++) {
1332 memset(&s->window[w], 0, sizeof(Exynos4210fimdWindow));
1333 s->window[w].blendeq = 0xC2;
1334 exynos4210_fimd_update_win_bppmode(s, w);
1335 exynos4210_fimd_trace_bppmode(s, w, 0xFFFFFFFF);
1336 fimd_update_get_alpha(s, w);
1337 }
1338
1339 if (s->ifb != NULL) {
1340 g_free(s->ifb);
1341 }
1342 s->ifb = NULL;
1343
1344 exynos4210_fimd_invalidate(s);
1345 exynos4210_fimd_enable(s, false);
1346 /* Some registers have non-zero initial values */
1347 s->winchmap = 0x7D517D51;
1348 s->colorgaincon = 0x10040100;
1349 s->huecoef_cr[0] = s->huecoef_cr[3] = 0x01000100;
1350 s->huecoef_cb[0] = s->huecoef_cb[3] = 0x01000100;
1351 s->hueoffset = 0x01800080;
1352 }
1353
1354 static void exynos4210_fimd_write(void *opaque, hwaddr offset,
1355 uint64_t val, unsigned size)
1356 {
1357 Exynos4210fimdState *s = (Exynos4210fimdState *)opaque;
1358 unsigned w, i;
1359 uint32_t old_value;
1360
1361 DPRINT_L2("write offset 0x%08x, value=%llu(0x%08llx)\n", offset,
1362 (long long unsigned int)val, (long long unsigned int)val);
1363
1364 switch (offset) {
1365 case FIMD_VIDCON0:
1366 if ((val & FIMD_VIDCON0_ENVID_MASK) == FIMD_VIDCON0_ENVID_MASK) {
1367 exynos4210_fimd_enable(s, true);
1368 } else {
1369 if ((val & FIMD_VIDCON0_ENVID) == 0) {
1370 exynos4210_fimd_enable(s, false);
1371 }
1372 }
1373 s->vidcon[0] = val;
1374 break;
1375 case FIMD_VIDCON1:
1376 /* Leave read-only bits as is */
1377 val = (val & (~FIMD_VIDCON1_ROMASK)) |
1378 (s->vidcon[1] & FIMD_VIDCON1_ROMASK);
1379 s->vidcon[1] = val;
1380 break;
1381 case FIMD_VIDCON2 ... FIMD_VIDCON3:
1382 s->vidcon[(offset) >> 2] = val;
1383 break;
1384 case FIMD_VIDTCON_START ... FIMD_VIDTCON_END:
1385 s->vidtcon[(offset - FIMD_VIDTCON_START) >> 2] = val;
1386 break;
1387 case FIMD_WINCON_START ... FIMD_WINCON_END:
1388 w = (offset - FIMD_WINCON_START) >> 2;
1389 /* Window's current buffer ID */
1390 i = fimd_get_buffer_id(&s->window[w]);
1391 old_value = s->window[w].wincon;
1392 val = (val & ~FIMD_WINCON_ROMASK) |
1393 (s->window[w].wincon & FIMD_WINCON_ROMASK);
1394 if (w == 0) {
1395 /* Window 0 wincon ALPHA_MUL bit must always be 0 */
1396 val &= ~FIMD_WINCON_ALPHA_MUL;
1397 }
1398 exynos4210_fimd_trace_bppmode(s, w, val);
1399 switch (val & FIMD_WINCON_BUFSELECT) {
1400 case FIMD_WINCON_BUF0_SEL:
1401 val &= ~FIMD_WINCON_BUFSTATUS;
1402 break;
1403 case FIMD_WINCON_BUF1_SEL:
1404 val = (val & ~FIMD_WINCON_BUFSTAT_H) | FIMD_WINCON_BUFSTAT_L;
1405 break;
1406 case FIMD_WINCON_BUF2_SEL:
1407 if (val & FIMD_WINCON_BUFMODE) {
1408 val = (val & ~FIMD_WINCON_BUFSTAT_L) | FIMD_WINCON_BUFSTAT_H;
1409 }
1410 break;
1411 default:
1412 break;
1413 }
1414 s->window[w].wincon = val;
1415 exynos4210_fimd_update_win_bppmode(s, w);
1416 fimd_update_get_alpha(s, w);
1417 if ((i != fimd_get_buffer_id(&s->window[w])) ||
1418 (!(old_value & FIMD_WINCON_ENWIN) && (s->window[w].wincon &
1419 FIMD_WINCON_ENWIN))) {
1420 fimd_update_memory_section(s, w);
1421 }
1422 break;
1423 case FIMD_SHADOWCON:
1424 old_value = s->shadowcon;
1425 s->shadowcon = val;
1426 for (w = 0; w < NUM_OF_WINDOWS; w++) {
1427 if (FIMD_WINDOW_PROTECTED(old_value, w) &&
1428 !FIMD_WINDOW_PROTECTED(s->shadowcon, w)) {
1429 fimd_update_memory_section(s, w);
1430 }
1431 }
1432 break;
1433 case FIMD_WINCHMAP:
1434 s->winchmap = val;
1435 break;
1436 case FIMD_VIDOSD_START ... FIMD_VIDOSD_END:
1437 w = (offset - FIMD_VIDOSD_START) >> 4;
1438 i = ((offset - FIMD_VIDOSD_START) & 0xF) >> 2;
1439 switch (i) {
1440 case 0:
1441 old_value = s->window[w].lefttop_y;
1442 s->window[w].lefttop_x = (val >> FIMD_VIDOSD_HOR_SHIFT) &
1443 FIMD_VIDOSD_COORD_MASK;
1444 s->window[w].lefttop_y = (val >> FIMD_VIDOSD_VER_SHIFT) &
1445 FIMD_VIDOSD_COORD_MASK;
1446 if (s->window[w].lefttop_y != old_value) {
1447 fimd_update_memory_section(s, w);
1448 }
1449 break;
1450 case 1:
1451 old_value = s->window[w].rightbot_y;
1452 s->window[w].rightbot_x = (val >> FIMD_VIDOSD_HOR_SHIFT) &
1453 FIMD_VIDOSD_COORD_MASK;
1454 s->window[w].rightbot_y = (val >> FIMD_VIDOSD_VER_SHIFT) &
1455 FIMD_VIDOSD_COORD_MASK;
1456 if (s->window[w].rightbot_y != old_value) {
1457 fimd_update_memory_section(s, w);
1458 }
1459 break;
1460 case 2:
1461 if (w == 0) {
1462 s->window[w].osdsize = val;
1463 } else {
1464 s->window[w].alpha_val[0] =
1465 unpack_upper_4((val & FIMD_VIDOSD_ALPHA_AEN0) >>
1466 FIMD_VIDOSD_AEN0_SHIFT) |
1467 (s->window[w].alpha_val[0] & FIMD_VIDALPHA_ALPHA_LOWER);
1468 s->window[w].alpha_val[1] =
1469 unpack_upper_4(val & FIMD_VIDOSD_ALPHA_AEN1) |
1470 (s->window[w].alpha_val[1] & FIMD_VIDALPHA_ALPHA_LOWER);
1471 }
1472 break;
1473 case 3:
1474 if (w != 1 && w != 2) {
1475 DPRINT_ERROR("Bad write offset 0x%08x\n", offset);
1476 return;
1477 }
1478 s->window[w].osdsize = val;
1479 break;
1480 }
1481 break;
1482 case FIMD_VIDWADD0_START ... FIMD_VIDWADD0_END:
1483 w = (offset - FIMD_VIDWADD0_START) >> 3;
1484 i = ((offset - FIMD_VIDWADD0_START) >> 2) & 1;
1485 if (i == fimd_get_buffer_id(&s->window[w]) &&
1486 s->window[w].buf_start[i] != val) {
1487 s->window[w].buf_start[i] = val;
1488 fimd_update_memory_section(s, w);
1489 break;
1490 }
1491 s->window[w].buf_start[i] = val;
1492 break;
1493 case FIMD_VIDWADD1_START ... FIMD_VIDWADD1_END:
1494 w = (offset - FIMD_VIDWADD1_START) >> 3;
1495 i = ((offset - FIMD_VIDWADD1_START) >> 2) & 1;
1496 s->window[w].buf_end[i] = val;
1497 break;
1498 case FIMD_VIDWADD2_START ... FIMD_VIDWADD2_END:
1499 w = (offset - FIMD_VIDWADD2_START) >> 2;
1500 if (((val & FIMD_VIDWADD2_PAGEWIDTH) != s->window[w].virtpage_width) ||
1501 (((val >> FIMD_VIDWADD2_OFFSIZE_SHIFT) & FIMD_VIDWADD2_OFFSIZE) !=
1502 s->window[w].virtpage_offsize)) {
1503 s->window[w].virtpage_width = val & FIMD_VIDWADD2_PAGEWIDTH;
1504 s->window[w].virtpage_offsize =
1505 (val >> FIMD_VIDWADD2_OFFSIZE_SHIFT) & FIMD_VIDWADD2_OFFSIZE;
1506 fimd_update_memory_section(s, w);
1507 }
1508 break;
1509 case FIMD_VIDINTCON0:
1510 s->vidintcon[0] = val;
1511 break;
1512 case FIMD_VIDINTCON1:
1513 s->vidintcon[1] &= ~(val & 7);
1514 exynos4210_fimd_update_irq(s);
1515 break;
1516 case FIMD_WKEYCON_START ... FIMD_WKEYCON_END:
1517 w = ((offset - FIMD_WKEYCON_START) >> 3) + 1;
1518 i = ((offset - FIMD_WKEYCON_START) >> 2) & 1;
1519 s->window[w].keycon[i] = val;
1520 break;
1521 case FIMD_WKEYALPHA_START ... FIMD_WKEYALPHA_END:
1522 w = ((offset - FIMD_WKEYALPHA_START) >> 2) + 1;
1523 s->window[w].keyalpha = val;
1524 break;
1525 case FIMD_DITHMODE:
1526 s->dithmode = val;
1527 break;
1528 case FIMD_WINMAP_START ... FIMD_WINMAP_END:
1529 w = (offset - FIMD_WINMAP_START) >> 2;
1530 old_value = s->window[w].winmap;
1531 s->window[w].winmap = val;
1532 if ((val & FIMD_WINMAP_EN) ^ (old_value & FIMD_WINMAP_EN)) {
1533 exynos4210_fimd_invalidate(s);
1534 exynos4210_fimd_update_win_bppmode(s, w);
1535 exynos4210_fimd_trace_bppmode(s, w, 0xFFFFFFFF);
1536 exynos4210_fimd_update(s);
1537 }
1538 break;
1539 case FIMD_WPALCON_HIGH ... FIMD_WPALCON_LOW:
1540 i = (offset - FIMD_WPALCON_HIGH) >> 2;
1541 s->wpalcon[i] = val;
1542 if (s->wpalcon[1] & FIMD_WPALCON_UPDATEEN) {
1543 for (w = 0; w < NUM_OF_WINDOWS; w++) {
1544 exynos4210_fimd_update_win_bppmode(s, w);
1545 fimd_update_get_alpha(s, w);
1546 }
1547 }
1548 break;
1549 case FIMD_TRIGCON:
1550 val = (val & ~FIMD_TRIGCON_ROMASK) | (s->trigcon & FIMD_TRIGCON_ROMASK);
1551 s->trigcon = val;
1552 break;
1553 case FIMD_I80IFCON_START ... FIMD_I80IFCON_END:
1554 s->i80ifcon[(offset - FIMD_I80IFCON_START) >> 2] = val;
1555 break;
1556 case FIMD_COLORGAINCON:
1557 s->colorgaincon = val;
1558 break;
1559 case FIMD_LDI_CMDCON0 ... FIMD_LDI_CMDCON1:
1560 s->ldi_cmdcon[(offset - FIMD_LDI_CMDCON0) >> 2] = val;
1561 break;
1562 case FIMD_SIFCCON0 ... FIMD_SIFCCON2:
1563 i = (offset - FIMD_SIFCCON0) >> 2;
1564 if (i != 2) {
1565 s->sifccon[i] = val;
1566 }
1567 break;
1568 case FIMD_HUECOEFCR_START ... FIMD_HUECOEFCR_END:
1569 i = (offset - FIMD_HUECOEFCR_START) >> 2;
1570 s->huecoef_cr[i] = val;
1571 break;
1572 case FIMD_HUECOEFCB_START ... FIMD_HUECOEFCB_END:
1573 i = (offset - FIMD_HUECOEFCB_START) >> 2;
1574 s->huecoef_cb[i] = val;
1575 break;
1576 case FIMD_HUEOFFSET:
1577 s->hueoffset = val;
1578 break;
1579 case FIMD_VIDWALPHA_START ... FIMD_VIDWALPHA_END:
1580 w = ((offset - FIMD_VIDWALPHA_START) >> 3);
1581 i = ((offset - FIMD_VIDWALPHA_START) >> 2) & 1;
1582 if (w == 0) {
1583 s->window[w].alpha_val[i] = val;
1584 } else {
1585 s->window[w].alpha_val[i] = (val & FIMD_VIDALPHA_ALPHA_LOWER) |
1586 (s->window[w].alpha_val[i] & FIMD_VIDALPHA_ALPHA_UPPER);
1587 }
1588 break;
1589 case FIMD_BLENDEQ_START ... FIMD_BLENDEQ_END:
1590 s->window[(offset - FIMD_BLENDEQ_START) >> 2].blendeq = val;
1591 break;
1592 case FIMD_BLENDCON:
1593 old_value = s->blendcon;
1594 s->blendcon = val;
1595 if ((s->blendcon & FIMD_ALPHA_8BIT) != (old_value & FIMD_ALPHA_8BIT)) {
1596 for (w = 0; w < NUM_OF_WINDOWS; w++) {
1597 fimd_update_get_alpha(s, w);
1598 }
1599 }
1600 break;
1601 case FIMD_WRTQOSCON_START ... FIMD_WRTQOSCON_END:
1602 s->window[(offset - FIMD_WRTQOSCON_START) >> 2].rtqoscon = val;
1603 break;
1604 case FIMD_I80IFCMD_START ... FIMD_I80IFCMD_END:
1605 s->i80ifcmd[(offset - FIMD_I80IFCMD_START) >> 2] = val;
1606 break;
1607 case FIMD_VIDW0ADD0_B2 ... FIMD_VIDW4ADD0_B2:
1608 if (offset & 0x0004) {
1609 DPRINT_ERROR("bad write offset 0x%08x\n", offset);
1610 break;
1611 }
1612 w = (offset - FIMD_VIDW0ADD0_B2) >> 3;
1613 if (fimd_get_buffer_id(&s->window[w]) == 2 &&
1614 s->window[w].buf_start[2] != val) {
1615 s->window[w].buf_start[2] = val;
1616 fimd_update_memory_section(s, w);
1617 break;
1618 }
1619 s->window[w].buf_start[2] = val;
1620 break;
1621 case FIMD_SHD_ADD0_START ... FIMD_SHD_ADD0_END:
1622 if (offset & 0x0004) {
1623 DPRINT_ERROR("bad write offset 0x%08x\n", offset);
1624 break;
1625 }
1626 s->window[(offset - FIMD_SHD_ADD0_START) >> 3].shadow_buf_start = val;
1627 break;
1628 case FIMD_SHD_ADD1_START ... FIMD_SHD_ADD1_END:
1629 if (offset & 0x0004) {
1630 DPRINT_ERROR("bad write offset 0x%08x\n", offset);
1631 break;
1632 }
1633 s->window[(offset - FIMD_SHD_ADD1_START) >> 3].shadow_buf_end = val;
1634 break;
1635 case FIMD_SHD_ADD2_START ... FIMD_SHD_ADD2_END:
1636 s->window[(offset - FIMD_SHD_ADD2_START) >> 2].shadow_buf_size = val;
1637 break;
1638 case FIMD_PAL_MEM_START ... FIMD_PAL_MEM_END:
1639 w = (offset - FIMD_PAL_MEM_START) >> 10;
1640 i = ((offset - FIMD_PAL_MEM_START) >> 2) & 0xFF;
1641 s->window[w].palette[i] = val;
1642 break;
1643 case FIMD_PALMEM_AL_START ... FIMD_PALMEM_AL_END:
1644 /* Palette memory aliases for windows 0 and 1 */
1645 w = (offset - FIMD_PALMEM_AL_START) >> 10;
1646 i = ((offset - FIMD_PALMEM_AL_START) >> 2) & 0xFF;
1647 s->window[w].palette[i] = val;
1648 break;
1649 default:
1650 DPRINT_ERROR("bad write offset 0x%08x\n", offset);
1651 break;
1652 }
1653 }
1654
1655 static uint64_t exynos4210_fimd_read(void *opaque, hwaddr offset,
1656 unsigned size)
1657 {
1658 Exynos4210fimdState *s = (Exynos4210fimdState *)opaque;
1659 int w, i;
1660 uint32_t ret = 0;
1661
1662 DPRINT_L2("read offset 0x%08x\n", offset);
1663
1664 switch (offset) {
1665 case FIMD_VIDCON0 ... FIMD_VIDCON3:
1666 return s->vidcon[(offset - FIMD_VIDCON0) >> 2];
1667 case FIMD_VIDTCON_START ... FIMD_VIDTCON_END:
1668 return s->vidtcon[(offset - FIMD_VIDTCON_START) >> 2];
1669 case FIMD_WINCON_START ... FIMD_WINCON_END:
1670 return s->window[(offset - FIMD_WINCON_START) >> 2].wincon;
1671 case FIMD_SHADOWCON:
1672 return s->shadowcon;
1673 case FIMD_WINCHMAP:
1674 return s->winchmap;
1675 case FIMD_VIDOSD_START ... FIMD_VIDOSD_END:
1676 w = (offset - FIMD_VIDOSD_START) >> 4;
1677 i = ((offset - FIMD_VIDOSD_START) & 0xF) >> 2;
1678 switch (i) {
1679 case 0:
1680 ret = ((s->window[w].lefttop_x & FIMD_VIDOSD_COORD_MASK) <<
1681 FIMD_VIDOSD_HOR_SHIFT) |
1682 (s->window[w].lefttop_y & FIMD_VIDOSD_COORD_MASK);
1683 break;
1684 case 1:
1685 ret = ((s->window[w].rightbot_x & FIMD_VIDOSD_COORD_MASK) <<
1686 FIMD_VIDOSD_HOR_SHIFT) |
1687 (s->window[w].rightbot_y & FIMD_VIDOSD_COORD_MASK);
1688 break;
1689 case 2:
1690 if (w == 0) {
1691 ret = s->window[w].osdsize;
1692 } else {
1693 ret = (pack_upper_4(s->window[w].alpha_val[0]) <<
1694 FIMD_VIDOSD_AEN0_SHIFT) |
1695 pack_upper_4(s->window[w].alpha_val[1]);
1696 }
1697 break;
1698 case 3:
1699 if (w != 1 && w != 2) {
1700 DPRINT_ERROR("bad read offset 0x%08x\n", offset);
1701 return 0xBAADBAAD;
1702 }
1703 ret = s->window[w].osdsize;
1704 break;
1705 }
1706 return ret;
1707 case FIMD_VIDWADD0_START ... FIMD_VIDWADD0_END:
1708 w = (offset - FIMD_VIDWADD0_START) >> 3;
1709 i = ((offset - FIMD_VIDWADD0_START) >> 2) & 1;
1710 return s->window[w].buf_start[i];
1711 case FIMD_VIDWADD1_START ... FIMD_VIDWADD1_END:
1712 w = (offset - FIMD_VIDWADD1_START) >> 3;
1713 i = ((offset - FIMD_VIDWADD1_START) >> 2) & 1;
1714 return s->window[w].buf_end[i];
1715 case FIMD_VIDWADD2_START ... FIMD_VIDWADD2_END:
1716 w = (offset - FIMD_VIDWADD2_START) >> 2;
1717 return s->window[w].virtpage_width | (s->window[w].virtpage_offsize <<
1718 FIMD_VIDWADD2_OFFSIZE_SHIFT);
1719 case FIMD_VIDINTCON0 ... FIMD_VIDINTCON1:
1720 return s->vidintcon[(offset - FIMD_VIDINTCON0) >> 2];
1721 case FIMD_WKEYCON_START ... FIMD_WKEYCON_END:
1722 w = ((offset - FIMD_WKEYCON_START) >> 3) + 1;
1723 i = ((offset - FIMD_WKEYCON_START) >> 2) & 1;
1724 return s->window[w].keycon[i];
1725 case FIMD_WKEYALPHA_START ... FIMD_WKEYALPHA_END:
1726 w = ((offset - FIMD_WKEYALPHA_START) >> 2) + 1;
1727 return s->window[w].keyalpha;
1728 case FIMD_DITHMODE:
1729 return s->dithmode;
1730 case FIMD_WINMAP_START ... FIMD_WINMAP_END:
1731 return s->window[(offset - FIMD_WINMAP_START) >> 2].winmap;
1732 case FIMD_WPALCON_HIGH ... FIMD_WPALCON_LOW:
1733 return s->wpalcon[(offset - FIMD_WPALCON_HIGH) >> 2];
1734 case FIMD_TRIGCON:
1735 return s->trigcon;
1736 case FIMD_I80IFCON_START ... FIMD_I80IFCON_END:
1737 return s->i80ifcon[(offset - FIMD_I80IFCON_START) >> 2];
1738 case FIMD_COLORGAINCON:
1739 return s->colorgaincon;
1740 case FIMD_LDI_CMDCON0 ... FIMD_LDI_CMDCON1:
1741 return s->ldi_cmdcon[(offset - FIMD_LDI_CMDCON0) >> 2];
1742 case FIMD_SIFCCON0 ... FIMD_SIFCCON2:
1743 i = (offset - FIMD_SIFCCON0) >> 2;
1744 return s->sifccon[i];
1745 case FIMD_HUECOEFCR_START ... FIMD_HUECOEFCR_END:
1746 i = (offset - FIMD_HUECOEFCR_START) >> 2;
1747 return s->huecoef_cr[i];
1748 case FIMD_HUECOEFCB_START ... FIMD_HUECOEFCB_END:
1749 i = (offset - FIMD_HUECOEFCB_START) >> 2;
1750 return s->huecoef_cb[i];
1751 case FIMD_HUEOFFSET:
1752 return s->hueoffset;
1753 case FIMD_VIDWALPHA_START ... FIMD_VIDWALPHA_END:
1754 w = ((offset - FIMD_VIDWALPHA_START) >> 3);
1755 i = ((offset - FIMD_VIDWALPHA_START) >> 2) & 1;
1756 return s->window[w].alpha_val[i] &
1757 (w == 0 ? 0xFFFFFF : FIMD_VIDALPHA_ALPHA_LOWER);
1758 case FIMD_BLENDEQ_START ... FIMD_BLENDEQ_END:
1759 return s->window[(offset - FIMD_BLENDEQ_START) >> 2].blendeq;
1760 case FIMD_BLENDCON:
1761 return s->blendcon;
1762 case FIMD_WRTQOSCON_START ... FIMD_WRTQOSCON_END:
1763 return s->window[(offset - FIMD_WRTQOSCON_START) >> 2].rtqoscon;
1764 case FIMD_I80IFCMD_START ... FIMD_I80IFCMD_END:
1765 return s->i80ifcmd[(offset - FIMD_I80IFCMD_START) >> 2];
1766 case FIMD_VIDW0ADD0_B2 ... FIMD_VIDW4ADD0_B2:
1767 if (offset & 0x0004) {
1768 break;
1769 }
1770 return s->window[(offset - FIMD_VIDW0ADD0_B2) >> 3].buf_start[2];
1771 case FIMD_SHD_ADD0_START ... FIMD_SHD_ADD0_END:
1772 if (offset & 0x0004) {
1773 break;
1774 }
1775 return s->window[(offset - FIMD_SHD_ADD0_START) >> 3].shadow_buf_start;
1776 case FIMD_SHD_ADD1_START ... FIMD_SHD_ADD1_END:
1777 if (offset & 0x0004) {
1778 break;
1779 }
1780 return s->window[(offset - FIMD_SHD_ADD1_START) >> 3].shadow_buf_end;
1781 case FIMD_SHD_ADD2_START ... FIMD_SHD_ADD2_END:
1782 return s->window[(offset - FIMD_SHD_ADD2_START) >> 2].shadow_buf_size;
1783 case FIMD_PAL_MEM_START ... FIMD_PAL_MEM_END:
1784 w = (offset - FIMD_PAL_MEM_START) >> 10;
1785 i = ((offset - FIMD_PAL_MEM_START) >> 2) & 0xFF;
1786 return s->window[w].palette[i];
1787 case FIMD_PALMEM_AL_START ... FIMD_PALMEM_AL_END:
1788 /* Palette aliases for win 0,1 */
1789 w = (offset - FIMD_PALMEM_AL_START) >> 10;
1790 i = ((offset - FIMD_PALMEM_AL_START) >> 2) & 0xFF;
1791 return s->window[w].palette[i];
1792 }
1793
1794 DPRINT_ERROR("bad read offset 0x%08x\n", offset);
1795 return 0xBAADBAAD;
1796 }
1797
1798 static const MemoryRegionOps exynos4210_fimd_mmio_ops = {
1799 .read = exynos4210_fimd_read,
1800 .write = exynos4210_fimd_write,
1801 .valid = {
1802 .min_access_size = 4,
1803 .max_access_size = 4,
1804 .unaligned = false
1805 },
1806 .endianness = DEVICE_NATIVE_ENDIAN,
1807 };
1808
1809 static int exynos4210_fimd_load(void *opaque, int version_id)
1810 {
1811 Exynos4210fimdState *s = (Exynos4210fimdState *)opaque;
1812 int w;
1813
1814 if (version_id != 1) {
1815 return -EINVAL;
1816 }
1817
1818 for (w = 0; w < NUM_OF_WINDOWS; w++) {
1819 exynos4210_fimd_update_win_bppmode(s, w);
1820 fimd_update_get_alpha(s, w);
1821 fimd_update_memory_section(s, w);
1822 }
1823
1824 /* Redraw the whole screen */
1825 exynos4210_update_resolution(s);
1826 exynos4210_fimd_invalidate(s);
1827 exynos4210_fimd_enable(s, (s->vidcon[0] & FIMD_VIDCON0_ENVID_MASK) ==
1828 FIMD_VIDCON0_ENVID_MASK);
1829 return 0;
1830 }
1831
1832 static const VMStateDescription exynos4210_fimd_window_vmstate = {
1833 .name = "exynos4210.fimd_window",
1834 .version_id = 1,
1835 .minimum_version_id = 1,
1836 .fields = (VMStateField[]) {
1837 VMSTATE_UINT32(wincon, Exynos4210fimdWindow),
1838 VMSTATE_UINT32_ARRAY(buf_start, Exynos4210fimdWindow, 3),
1839 VMSTATE_UINT32_ARRAY(buf_end, Exynos4210fimdWindow, 3),
1840 VMSTATE_UINT32_ARRAY(keycon, Exynos4210fimdWindow, 2),
1841 VMSTATE_UINT32(keyalpha, Exynos4210fimdWindow),
1842 VMSTATE_UINT32(winmap, Exynos4210fimdWindow),
1843 VMSTATE_UINT32(blendeq, Exynos4210fimdWindow),
1844 VMSTATE_UINT32(rtqoscon, Exynos4210fimdWindow),
1845 VMSTATE_UINT32_ARRAY(palette, Exynos4210fimdWindow, 256),
1846 VMSTATE_UINT32(shadow_buf_start, Exynos4210fimdWindow),
1847 VMSTATE_UINT32(shadow_buf_end, Exynos4210fimdWindow),
1848 VMSTATE_UINT32(shadow_buf_size, Exynos4210fimdWindow),
1849 VMSTATE_UINT16(lefttop_x, Exynos4210fimdWindow),
1850 VMSTATE_UINT16(lefttop_y, Exynos4210fimdWindow),
1851 VMSTATE_UINT16(rightbot_x, Exynos4210fimdWindow),
1852 VMSTATE_UINT16(rightbot_y, Exynos4210fimdWindow),
1853 VMSTATE_UINT32(osdsize, Exynos4210fimdWindow),
1854 VMSTATE_UINT32_ARRAY(alpha_val, Exynos4210fimdWindow, 2),
1855 VMSTATE_UINT16(virtpage_width, Exynos4210fimdWindow),
1856 VMSTATE_UINT16(virtpage_offsize, Exynos4210fimdWindow),
1857 VMSTATE_END_OF_LIST()
1858 }
1859 };
1860
1861 static const VMStateDescription exynos4210_fimd_vmstate = {
1862 .name = "exynos4210.fimd",
1863 .version_id = 1,
1864 .minimum_version_id = 1,
1865 .post_load = exynos4210_fimd_load,
1866 .fields = (VMStateField[]) {
1867 VMSTATE_UINT32_ARRAY(vidcon, Exynos4210fimdState, 4),
1868 VMSTATE_UINT32_ARRAY(vidtcon, Exynos4210fimdState, 4),
1869 VMSTATE_UINT32(shadowcon, Exynos4210fimdState),
1870 VMSTATE_UINT32(winchmap, Exynos4210fimdState),
1871 VMSTATE_UINT32_ARRAY(vidintcon, Exynos4210fimdState, 2),
1872 VMSTATE_UINT32(dithmode, Exynos4210fimdState),
1873 VMSTATE_UINT32_ARRAY(wpalcon, Exynos4210fimdState, 2),
1874 VMSTATE_UINT32(trigcon, Exynos4210fimdState),
1875 VMSTATE_UINT32_ARRAY(i80ifcon, Exynos4210fimdState, 4),
1876 VMSTATE_UINT32(colorgaincon, Exynos4210fimdState),
1877 VMSTATE_UINT32_ARRAY(ldi_cmdcon, Exynos4210fimdState, 2),
1878 VMSTATE_UINT32_ARRAY(sifccon, Exynos4210fimdState, 3),
1879 VMSTATE_UINT32_ARRAY(huecoef_cr, Exynos4210fimdState, 4),
1880 VMSTATE_UINT32_ARRAY(huecoef_cb, Exynos4210fimdState, 4),
1881 VMSTATE_UINT32(hueoffset, Exynos4210fimdState),
1882 VMSTATE_UINT32_ARRAY(i80ifcmd, Exynos4210fimdState, 12),
1883 VMSTATE_UINT32(blendcon, Exynos4210fimdState),
1884 VMSTATE_STRUCT_ARRAY(window, Exynos4210fimdState, 5, 1,
1885 exynos4210_fimd_window_vmstate, Exynos4210fimdWindow),
1886 VMSTATE_END_OF_LIST()
1887 }
1888 };
1889
1890 static int exynos4210_fimd_init(SysBusDevice *dev)
1891 {
1892 Exynos4210fimdState *s = FROM_SYSBUS(Exynos4210fimdState, dev);
1893
1894 s->ifb = NULL;
1895
1896 sysbus_init_irq(dev, &s->irq[0]);
1897 sysbus_init_irq(dev, &s->irq[1]);
1898 sysbus_init_irq(dev, &s->irq[2]);
1899
1900 memory_region_init_io(&s->iomem, &exynos4210_fimd_mmio_ops, s,
1901 "exynos4210.fimd", FIMD_REGS_SIZE);
1902 sysbus_init_mmio(dev, &s->iomem);
1903 s->console = graphic_console_init(exynos4210_fimd_update,
1904 exynos4210_fimd_invalidate, NULL, NULL, s);
1905
1906 return 0;
1907 }
1908
1909 static void exynos4210_fimd_class_init(ObjectClass *klass, void *data)
1910 {
1911 DeviceClass *dc = DEVICE_CLASS(klass);
1912 SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass);
1913
1914 dc->vmsd = &exynos4210_fimd_vmstate;
1915 dc->reset = exynos4210_fimd_reset;
1916 k->init = exynos4210_fimd_init;
1917 }
1918
1919 static const TypeInfo exynos4210_fimd_info = {
1920 .name = "exynos4210.fimd",
1921 .parent = TYPE_SYS_BUS_DEVICE,
1922 .instance_size = sizeof(Exynos4210fimdState),
1923 .class_init = exynos4210_fimd_class_init,
1924 };
1925
1926 static void exynos4210_fimd_register_types(void)
1927 {
1928 type_register_static(&exynos4210_fimd_info);
1929 }
1930
1931 type_init(exynos4210_fimd_register_types)
Ray Wang's QEMU Repository