target-ppc/cpu.h

   1 /*
   2  *  PowerPC emulation cpu definitions for qemu.
   3  *
   4  *  Copyright (c) 2003-2007 Jocelyn Mayer
   5  *
   6  * This library is free software; you can redistribute it and/or
   7  * modify it under the terms of the GNU Lesser General Public
   8  * License as published by the Free Software Foundation; either
   9  * version 2 of the License, or (at your option) any later version.
  10  *
  11  * This library is distributed in the hope that it will be useful,
  12  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
  14  * Lesser General Public License for more details.
  15  *
  16  * You should have received a copy of the GNU Lesser General Public
  17  * License along with this library; if not, write to the Free Software
  18  * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
  19  */
  20 #if !defined (__CPU_PPC_H__)
  21 #define __CPU_PPC_H__
  22
  23 #include "config.h"
  24 #include <inttypes.h>
  25
  26 #if defined (TARGET_PPC64)
  27 /* PowerPC 64 definitions */
  28 typedef uint64_t ppc_gpr_t;
  29 #define TARGET_GPR_BITS  64
  30 #define TARGET_LONG_BITS 64
  31 #define REGX "%016" PRIx64
  32 #define TARGET_PAGE_BITS 12
  33
  34 #else /* defined (TARGET_PPC64) */
  35 /* PowerPC 32 definitions */
  36 #if (HOST_LONG_BITS >= 64)
  37 /* When using 64 bits temporary registers,
  38  * we can use 64 bits GPR with no extra cost
  39  * It's even an optimization as this will prevent
  40  * the compiler to do unuseful masking in the micro-ops.
  41  */
  42 typedef uint64_t ppc_gpr_t;
  43 #define TARGET_GPR_BITS  64
  44 #define REGX "%08" PRIx64
  45 #else /* (HOST_LONG_BITS >= 64) */
  46 typedef uint32_t ppc_gpr_t;
  47 #define TARGET_GPR_BITS  32
  48 #define REGX "%08" PRIx32
  49 #endif /* (HOST_LONG_BITS >= 64) */
  50
  51 #define TARGET_LONG_BITS 32
  52
  53 #if defined(TARGET_PPCEMB)
  54 /* Specific definitions for PowerPC embedded */
  55 /* BookE have 36 bits physical address space */
  56 #define TARGET_PHYS_ADDR_BITS 64
  57 #if defined(CONFIG_USER_ONLY)
  58 /* It looks like a lot of Linux programs assume page size
  59  * is 4kB long. This is evil, but we have to deal with it...
  60  */
  61 #define TARGET_PAGE_BITS 12
  62 #else /* defined(CONFIG_USER_ONLY) */
  63 /* Pages can be 1 kB small */
  64 #define TARGET_PAGE_BITS 10
  65 #endif /* defined(CONFIG_USER_ONLY) */
  66 #else /* defined(TARGET_PPCEMB) */
  67 /* "standard" PowerPC 32 definitions */
  68 #define TARGET_PAGE_BITS 12
  69 #endif /* defined(TARGET_PPCEMB) */
  70
  71 #endif /* defined (TARGET_PPC64) */
  72
  73 #include "cpu-defs.h"
  74
  75 #define ADDRX TARGET_FMT_lx
  76 #define PADDRX TARGET_FMT_plx
  77
  78 #include <setjmp.h>
  79
  80 #include "softfloat.h"
  81
  82 #define TARGET_HAS_ICE 1
  83
  84 #if defined (TARGET_PPC64)
  85 #define ELF_MACHINE     EM_PPC64
  86 #else
  87 #define ELF_MACHINE     EM_PPC
  88 #endif
  89
  90 /*****************************************************************************/
  91 /* MMU model                                                                 */
  92 typedef enum powerpc_mmu_t powerpc_mmu_t;
  93 enum powerpc_mmu_t {
  94     POWERPC_MMU_UNKNOWN    = 0,
  95     /* Standard 32 bits PowerPC MMU                            */
  96     POWERPC_MMU_32B,
  97     /* PowerPC 6xx MMU with software TLB                       */
  98     POWERPC_MMU_SOFT_6xx,
  99     /* PowerPC 74xx MMU with software TLB                      */
 100     POWERPC_MMU_SOFT_74xx,
 101     /* PowerPC 4xx MMU with software TLB                       */
 102     POWERPC_MMU_SOFT_4xx,
 103     /* PowerPC 4xx MMU with software TLB and zones protections */
 104     POWERPC_MMU_SOFT_4xx_Z,
 105     /* PowerPC 4xx MMU in real mode only                       */
 106     POWERPC_MMU_REAL_4xx,
 107     /* BookE MMU model                                         */
 108     POWERPC_MMU_BOOKE,
 109     /* BookE FSL MMU model                                     */
 110     POWERPC_MMU_BOOKE_FSL,
 111     /* PowerPC 601 MMU model (specific BATs format)            */
 112     POWERPC_MMU_601,
 113 #if defined(TARGET_PPC64)
 114     /* 64 bits PowerPC MMU                                     */
 115     POWERPC_MMU_64B,
 116 #endif /* defined(TARGET_PPC64) */
 117 };
 118
 119 /*****************************************************************************/
 120 /* Exception model                                                           */
 121 typedef enum powerpc_excp_t powerpc_excp_t;
 122 enum powerpc_excp_t {
 123     POWERPC_EXCP_UNKNOWN   = 0,
 124     /* Standard PowerPC exception model */
 125     POWERPC_EXCP_STD,
 126     /* PowerPC 40x exception model      */
 127     POWERPC_EXCP_40x,
 128     /* PowerPC 601 exception model      */
 129     POWERPC_EXCP_601,
 130     /* PowerPC 602 exception model      */
 131     POWERPC_EXCP_602,
 132     /* PowerPC 603 exception model      */
 133     POWERPC_EXCP_603,
 134     /* PowerPC 603e exception model     */
 135     POWERPC_EXCP_603E,
 136     /* PowerPC G2 exception model       */
 137     POWERPC_EXCP_G2,
 138     /* PowerPC 604 exception model      */
 139     POWERPC_EXCP_604,
 140     /* PowerPC 7x0 exception model      */
 141     POWERPC_EXCP_7x0,
 142     /* PowerPC 7x5 exception model      */
 143     POWERPC_EXCP_7x5,
 144     /* PowerPC 74xx exception model     */
 145     POWERPC_EXCP_74xx,
 146     /* BookE exception model            */
 147     POWERPC_EXCP_BOOKE,
 148 #if defined(TARGET_PPC64)
 149     /* PowerPC 970 exception model      */
 150     POWERPC_EXCP_970,
 151 #endif /* defined(TARGET_PPC64) */
 152 };
 153
 154 /*****************************************************************************/
 155 /* Exception vectors definitions                                             */
 156 enum {
 157     POWERPC_EXCP_NONE    = -1,
 158     /* The 64 first entries are used by the PowerPC embedded specification   */
 159     POWERPC_EXCP_CRITICAL = 0,  /* Critical input                            */
 160     POWERPC_EXCP_MCHECK   = 1,  /* Machine check exception                   */
 161     POWERPC_EXCP_DSI      = 2,  /* Data storage exception                    */
 162     POWERPC_EXCP_ISI      = 3,  /* Instruction storage exception             */
 163     POWERPC_EXCP_EXTERNAL = 4,  /* External input                            */
 164     POWERPC_EXCP_ALIGN    = 5,  /* Alignment exception                       */
 165     POWERPC_EXCP_PROGRAM  = 6,  /* Program exception                         */
 166     POWERPC_EXCP_FPU      = 7,  /* Floating-point unavailable exception      */
 167     POWERPC_EXCP_SYSCALL  = 8,  /* System call exception                     */
 168     POWERPC_EXCP_APU      = 9,  /* Auxiliary processor unavailable           */
 169     POWERPC_EXCP_DECR     = 10, /* Decrementer exception                     */
 170     POWERPC_EXCP_FIT      = 11, /* Fixed-interval timer interrupt            */
 171     POWERPC_EXCP_WDT      = 12, /* Watchdog timer interrupt                  */
 172     POWERPC_EXCP_DTLB     = 13, /* Data TLB error                            */
 173     POWERPC_EXCP_ITLB     = 14, /* Instruction TLB error                     */
 174     POWERPC_EXCP_DEBUG    = 15, /* Debug interrupt                           */
 175     /* Vectors 16 to 31 are reserved                                         */
 176     POWERPC_EXCP_SPEU     = 32, /* SPE/embedded floating-point unavailable   */
 177     POWERPC_EXCP_EFPDI    = 33, /* Embedded floating-point data interrupt    */
 178     POWERPC_EXCP_EFPRI    = 34, /* Embedded floating-point round interrupt   */
 179     POWERPC_EXCP_EPERFM   = 35, /* Embedded performance monitor interrupt    */
 180     POWERPC_EXCP_DOORI    = 36, /* Embedded doorbell interrupt               */
 181     POWERPC_EXCP_DOORCI   = 37, /* Embedded doorbell critical interrupt      */
 182     /* Vectors 38 to 63 are reserved                                         */
 183     /* Exceptions defined in the PowerPC server specification                */
 184     POWERPC_EXCP_RESET    = 64, /* System reset exception                    */
 185     POWERPC_EXCP_DSEG     = 65, /* Data segment exception                    */
 186     POWERPC_EXCP_ISEG     = 66, /* Instruction segment exception             */
 187     POWERPC_EXCP_HDECR    = 67, /* Hypervisor decrementer exception          */
 188     POWERPC_EXCP_TRACE    = 68, /* Trace exception                           */
 189     POWERPC_EXCP_HDSI     = 69, /* Hypervisor data storage exception         */
 190     POWERPC_EXCP_HISI     = 70, /* Hypervisor instruction storage exception  */
 191     POWERPC_EXCP_HDSEG    = 71, /* Hypervisor data segment exception         */
 192     POWERPC_EXCP_HISEG    = 72, /* Hypervisor instruction segment exception  */
 193     POWERPC_EXCP_VPU      = 73, /* Vector unavailable exception              */
 194     /* 40x specific exceptions                                               */
 195     POWERPC_EXCP_PIT      = 74, /* Programmable interval timer interrupt     */
 196     /* 601 specific exceptions                                               */
 197     POWERPC_EXCP_IO       = 75, /* IO error exception                        */
 198     POWERPC_EXCP_RUNM     = 76, /* Run mode exception                        */
 199     /* 602 specific exceptions                                               */
 200     POWERPC_EXCP_EMUL     = 77, /* Emulation trap exception                  */
 201     /* 602/603 specific exceptions                                           */
 202     POWERPC_EXCP_IFTLB    = 78, /* Instruction fetch TLB error               */
 203     POWERPC_EXCP_DLTLB    = 79, /* Data load TLB miss                        */
 204     POWERPC_EXCP_DSTLB    = 80, /* Data store TLB miss                       */
 205     /* Exceptions available on most PowerPC                                  */
 206     POWERPC_EXCP_FPA      = 81, /* Floating-point assist exception           */
 207     POWERPC_EXCP_IABR     = 82, /* Instruction address breakpoint            */
 208     POWERPC_EXCP_SMI      = 83, /* System management interrupt               */
 209     POWERPC_EXCP_PERFM    = 84, /* Embedded performance monitor interrupt    */
 210     /* 7xx/74xx specific exceptions                                          */
 211     POWERPC_EXCP_THERM    = 85, /* Thermal interrupt                         */
 212     /* 74xx specific exceptions                                              */
 213     POWERPC_EXCP_VPUA     = 86, /* Vector assist exception                   */
 214     /* 970FX specific exceptions                                             */
 215     POWERPC_EXCP_SOFTP    = 87, /* Soft patch exception                      */
 216     POWERPC_EXCP_MAINT    = 88, /* Maintenance exception                     */
 217     /* EOL                                                                   */
 218     POWERPC_EXCP_NB       = 96,
 219     /* Qemu exceptions: used internally during code translation              */
 220     POWERPC_EXCP_STOP         = 0x200, /* stop translation                   */
 221     POWERPC_EXCP_BRANCH       = 0x201, /* branch instruction                 */
 222     /* Qemu exceptions: special cases we want to stop translation            */
 223     POWERPC_EXCP_SYNC         = 0x202, /* context synchronizing instruction  */
 224     POWERPC_EXCP_SYSCALL_USER = 0x203, /* System call in user mode only      */
 225 };
 226
 227 /* Exceptions error codes                                                    */
 228 enum {
 229     /* Exception subtypes for POWERPC_EXCP_ALIGN                             */
 230     POWERPC_EXCP_ALIGN_FP      = 0x01,  /* FP alignment exception            */
 231     POWERPC_EXCP_ALIGN_LST     = 0x02,  /* Unaligned mult/extern load/store  */
 232     POWERPC_EXCP_ALIGN_LE      = 0x03,  /* Multiple little-endian access     */
 233     POWERPC_EXCP_ALIGN_PROT    = 0x04,  /* Access cross protection boundary  */
 234     POWERPC_EXCP_ALIGN_BAT     = 0x05,  /* Access cross a BAT/seg boundary   */
 235     POWERPC_EXCP_ALIGN_CACHE   = 0x06,  /* Impossible dcbz access            */
 236     /* Exception subtypes for POWERPC_EXCP_PROGRAM                           */
 237     /* FP exceptions                                                         */
 238     POWERPC_EXCP_FP            = 0x10,
 239     POWERPC_EXCP_FP_OX         = 0x01,  /* FP overflow                       */
 240     POWERPC_EXCP_FP_UX         = 0x02,  /* FP underflow                      */
 241     POWERPC_EXCP_FP_ZX         = 0x03,  /* FP divide by zero                 */
 242     POWERPC_EXCP_FP_XX         = 0x04,  /* FP inexact                        */
 243     POWERPC_EXCP_FP_VXSNAN     = 0x05,  /* FP invalid SNaN op                */
 244     POWERPC_EXCP_FP_VXISI      = 0x06,  /* FP invalid infinite subtraction   */
 245     POWERPC_EXCP_FP_VXIDI      = 0x07,  /* FP invalid infinite divide        */
 246     POWERPC_EXCP_FP_VXZDZ      = 0x08,  /* FP invalid zero divide            */
 247     POWERPC_EXCP_FP_VXIMZ      = 0x09,  /* FP invalid infinite * zero        */
 248     POWERPC_EXCP_FP_VXVC       = 0x0A,  /* FP invalid compare                */
 249     POWERPC_EXCP_FP_VXSOFT     = 0x0B,  /* FP invalid operation              */
 250     POWERPC_EXCP_FP_VXSQRT     = 0x0C,  /* FP invalid square root            */
 251     POWERPC_EXCP_FP_VXCVI      = 0x0D,  /* FP invalid integer conversion     */
 252     /* Invalid instruction                                                   */
 253     POWERPC_EXCP_INVAL         = 0x20,
 254     POWERPC_EXCP_INVAL_INVAL   = 0x01,  /* Invalid instruction               */
 255     POWERPC_EXCP_INVAL_LSWX    = 0x02,  /* Invalid lswx instruction          */
 256     POWERPC_EXCP_INVAL_SPR     = 0x03,  /* Invalid SPR access                */
 257     POWERPC_EXCP_INVAL_FP      = 0x04,  /* Unimplemented mandatory fp instr  */
 258     /* Privileged instruction                                                */
 259     POWERPC_EXCP_PRIV          = 0x30,
 260     POWERPC_EXCP_PRIV_OPC      = 0x01,  /* Privileged operation exception    */
 261     POWERPC_EXCP_PRIV_REG      = 0x02,  /* Privileged register exception     */
 262     /* Trap                                                                  */
 263     POWERPC_EXCP_TRAP          = 0x40,
 264 };
 265
 266 /*****************************************************************************/
 267 /* Input pins model                                                          */
 268 typedef enum powerpc_input_t powerpc_input_t;
 269 enum powerpc_input_t {
 270     PPC_FLAGS_INPUT_UNKNOWN = 0,
 271     /* PowerPC 6xx bus                  */
 272     PPC_FLAGS_INPUT_6xx,
 273     /* BookE bus                        */
 274     PPC_FLAGS_INPUT_BookE,
 275     /* PowerPC 405 bus                  */
 276     PPC_FLAGS_INPUT_405,
 277     /* PowerPC 970 bus                  */
 278     PPC_FLAGS_INPUT_970,
 279     /* PowerPC 401 bus                  */
 280     PPC_FLAGS_INPUT_401,
 281 };
 282
 283 #define PPC_INPUT(env) (env->bus_model)
 284
 285 /*****************************************************************************/
 286 typedef struct ppc_def_t ppc_def_t;
 287 typedef struct opc_handler_t opc_handler_t;
 288
 289 /*****************************************************************************/
 290 /* Types used to describe some PowerPC registers */
 291 typedef struct CPUPPCState CPUPPCState;
 292 typedef struct ppc_tb_t ppc_tb_t;
 293 typedef struct ppc_spr_t ppc_spr_t;
 294 typedef struct ppc_dcr_t ppc_dcr_t;
 295 typedef union ppc_avr_t ppc_avr_t;
 296 typedef union ppc_tlb_t ppc_tlb_t;
 297
 298 /* SPR access micro-ops generations callbacks */
 299 struct ppc_spr_t {
 300     void (*uea_read)(void *opaque, int spr_num);
 301     void (*uea_write)(void *opaque, int spr_num);
 302 #if !defined(CONFIG_USER_ONLY)
 303     void (*oea_read)(void *opaque, int spr_num);
 304     void (*oea_write)(void *opaque, int spr_num);
 305     void (*hea_read)(void *opaque, int spr_num);
 306     void (*hea_write)(void *opaque, int spr_num);
 307 #endif
 308     const unsigned char *name;
 309 };
 310
 311 /* Altivec registers (128 bits) */
 312 union ppc_avr_t {
 313     uint8_t u8[16];
 314     uint16_t u16[8];
 315     uint32_t u32[4];
 316     uint64_t u64[2];
 317 };
 318
 319 /* Software TLB cache */
 320 typedef struct ppc6xx_tlb_t ppc6xx_tlb_t;
 321 struct ppc6xx_tlb_t {
 322     target_ulong pte0;
 323     target_ulong pte1;
 324     target_ulong EPN;
 325 };
 326
 327 typedef struct ppcemb_tlb_t ppcemb_tlb_t;
 328 struct ppcemb_tlb_t {
 329     target_phys_addr_t RPN;
 330     target_ulong EPN;
 331     target_ulong PID;
 332     target_ulong size;
 333     uint32_t prot;
 334     uint32_t attr; /* Storage attributes */
 335 };
 336
 337 union ppc_tlb_t {
 338     ppc6xx_tlb_t tlb6;
 339     ppcemb_tlb_t tlbe;
 340 };
 341
 342 /*****************************************************************************/
 343 /* Machine state register bits definition                                    */
 344 #define MSR_SF   63 /* Sixty-four-bit mode                            hflags */
 345 #define MSR_ISF  61 /* Sixty-four-bit interrupt mode on 630                  */
 346 #define MSR_HV   60 /* hypervisor state                               hflags */
 347 #define MSR_CM   31 /* Computation mode for BookE                     hflags */
 348 #define MSR_ICM  30 /* Interrupt computation mode for BookE                  */
 349 #define MSR_UCLE 26 /* User-mode cache lock enable for BookE                 */
 350 #define MSR_VR   25 /* altivec available                            x hflags */
 351 #define MSR_SPE  25 /* SPE enable for BookE                         x hflags */
 352 #define MSR_AP   23 /* Access privilege state on 602                  hflags */
 353 #define MSR_SA   22 /* Supervisor access mode on 602                  hflags */
 354 #define MSR_KEY  19 /* key bit on 603e                                       */
 355 #define MSR_POW  18 /* Power management                                      */
 356 #define MSR_TGPR 17 /* TGPR usage on 602/603                        x        */
 357 #define MSR_CE   17 /* Critical interrupt enable on embedded PowerPC x       */
 358 #define MSR_ILE  16 /* Interrupt little-endian mode                          */
 359 #define MSR_EE   15 /* External interrupt enable                             */
 360 #define MSR_PR   14 /* Problem state                                  hflags */
 361 #define MSR_FP   13 /* Floating point available                       hflags */
 362 #define MSR_ME   12 /* Machine check interrupt enable                        */
 363 #define MSR_FE0  11 /* Floating point exception mode 0                hflags */
 364 #define MSR_SE   10 /* Single-step trace enable                     x hflags */
 365 #define MSR_DWE  10 /* Debug wait enable on 405                     x        */
 366 #define MSR_UBLE 10 /* User BTB lock enable on e500                 x        */
 367 #define MSR_BE   9  /* Branch trace enable                          x hflags */
 368 #define MSR_DE   9  /* Debug interrupts enable on embedded PowerPC  x        */
 369 #define MSR_FE1  8  /* Floating point exception mode 1                hflags */
 370 #define MSR_AL   7  /* AL bit on POWER                                       */
 371 #define MSR_EP   6  /* Exception prefix on 601                               */
 372 #define MSR_IR   5  /* Instruction relocate                                  */
 373 #define MSR_DR   4  /* Data relocate                                         */
 374 #define MSR_PE   3  /* Protection enable on 403                              */
 375 #define MSR_PX   2  /* Protection exclusive on 403                  x        */
 376 #define MSR_PMM  2  /* Performance monitor mark on POWER            x        */
 377 #define MSR_RI   1  /* Recoverable interrupt                        1        */
 378 #define MSR_LE   0  /* Little-endian mode                           1 hflags */
 379
 380 #define msr_sf   ((env->msr >> MSR_SF)   & 1)
 381 #define msr_isf  ((env->msr >> MSR_ISF)  & 1)
 382 #define msr_hv   ((env->msr >> MSR_HV)   & 1)
 383 #define msr_cm   ((env->msr >> MSR_CM)   & 1)
 384 #define msr_icm  ((env->msr >> MSR_ICM)  & 1)
 385 #define msr_ucle ((env->msr >> MSR_UCLE) & 1)
 386 #define msr_vr   ((env->msr >> MSR_VR)   & 1)
 387 #define msr_spe  ((env->msr >> MSR_SE)   & 1)
 388 #define msr_ap   ((env->msr >> MSR_AP)   & 1)
 389 #define msr_sa   ((env->msr >> MSR_SA)   & 1)
 390 #define msr_key  ((env->msr >> MSR_KEY)  & 1)
 391 #define msr_pow  ((env->msr >> MSR_POW)  & 1)
 392 #define msr_tgpr ((env->msr >> MSR_TGPR) & 1)
 393 #define msr_ce   ((env->msr >> MSR_CE)   & 1)
 394 #define msr_ile  ((env->msr >> MSR_ILE)  & 1)
 395 #define msr_ee   ((env->msr >> MSR_EE)   & 1)
 396 #define msr_pr   ((env->msr >> MSR_PR)   & 1)
 397 #define msr_fp   ((env->msr >> MSR_FP)   & 1)
 398 #define msr_me   ((env->msr >> MSR_ME)   & 1)
 399 #define msr_fe0  ((env->msr >> MSR_FE0)  & 1)
 400 #define msr_se   ((env->msr >> MSR_SE)   & 1)
 401 #define msr_dwe  ((env->msr >> MSR_DWE)  & 1)
 402 #define msr_uble ((env->msr >> MSR_UBLE) & 1)
 403 #define msr_be   ((env->msr >> MSR_BE)   & 1)
 404 #define msr_de   ((env->msr >> MSR_DE)   & 1)
 405 #define msr_fe1  ((env->msr >> MSR_FE1)  & 1)
 406 #define msr_al   ((env->msr >> MSR_AL)   & 1)
 407 #define msr_ep   ((env->msr >> MSR_EP)   & 1)
 408 #define msr_ir   ((env->msr >> MSR_IR)   & 1)
 409 #define msr_dr   ((env->msr >> MSR_DR)   & 1)
 410 #define msr_pe   ((env->msr >> MSR_PE)   & 1)
 411 #define msr_px   ((env->msr >> MSR_PX)   & 1)
 412 #define msr_pmm  ((env->msr >> MSR_PMM)  & 1)
 413 #define msr_ri   ((env->msr >> MSR_RI)   & 1)
 414 #define msr_le   ((env->msr >> MSR_LE)   & 1)
 415
 416 enum {
 417     POWERPC_FLAG_NONE = 0x00000000,
 418     /* Flag for MSR bit 25 signification (VRE/SPE)                           */
 419     POWERPC_FLAG_SPE  = 0x00000001,
 420     POWERPC_FLAG_VRE  = 0x00000002,
 421     /* Flag for MSR bit 17 signification (TGPR/CE)                           */
 422     POWERPC_FLAG_TGPR = 0x00000004,
 423     POWERPC_FLAG_CE   = 0x00000008,
 424     /* Flag for MSR bit 10 signification (SE/DWE/UBLE)                       */
 425     POWERPC_FLAG_SE   = 0x00000010,
 426     POWERPC_FLAG_DWE  = 0x00000020,
 427     POWERPC_FLAG_UBLE = 0x00000040,
 428     /* Flag for MSR bit 9 signification (BE/DE)                              */
 429     POWERPC_FLAG_BE   = 0x00000080,
 430     POWERPC_FLAG_DE   = 0x00000100,
 431     /* Flag for MSR but 2 signification (PX/PMM)                             */
 432     POWERPC_FLAG_PX   = 0x00000200,
 433     POWERPC_FLAG_PMM  = 0x00000400,
 434 };
 435
 436 /*****************************************************************************/
 437 /* Floating point status and control register                                */
 438 #define FPSCR_FX     31 /* Floating-point exception summary                  */
 439 #define FPSCR_FEX    30 /* Floating-point enabled exception summary          */
 440 #define FPSCR_VX     29 /* Floating-point invalid operation exception summ.  */
 441 #define FPSCR_OX     28 /* Floating-point overflow exception                 */
 442 #define FPSCR_UX     27 /* Floating-point underflow exception                */
 443 #define FPSCR_ZX     26 /* Floating-point zero divide exception              */
 444 #define FPSCR_XX     25 /* Floating-point inexact exception                  */
 445 #define FPSCR_VXSNAN 24 /* Floating-point invalid operation exception (sNan) */
 446 #define FPSCR_VXISI  23 /* Floating-point invalid operation exception (inf)  */
 447 #define FPSCR_VXIDI  22 /* Floating-point invalid operation exception (inf)  */
 448 #define FPSCR_VXZDZ  21 /* Floating-point invalid operation exception (zero) */
 449 #define FPSCR_VXIMZ  20 /* Floating-point invalid operation exception (inf)  */
 450 #define FPSCR_VXVC   19 /* Floating-point invalid operation exception (comp) */
 451 #define FPSCR_FR     18 /* Floating-point fraction rounded                   */
 452 #define FPSCR_FI     17 /* Floating-point fraction inexact                   */
 453 #define FPSCR_C      16 /* Floating-point result class descriptor            */
 454 #define FPSCR_FL     15 /* Floating-point less than or negative              */
 455 #define FPSCR_FG     14 /* Floating-point greater than or negative           */
 456 #define FPSCR_FE     13 /* Floating-point equal or zero                      */
 457 #define FPSCR_FU     12 /* Floating-point unordered or NaN                   */
 458 #define FPSCR_FPCC   12 /* Floating-point condition code                     */
 459 #define FPSCR_FPRF   12 /* Floating-point result flags                       */
 460 #define FPSCR_VXSOFT 10 /* Floating-point invalid operation exception (soft) */
 461 #define FPSCR_VXSQRT 9  /* Floating-point invalid operation exception (sqrt) */
 462 #define FPSCR_VXCVI  8  /* Floating-point invalid operation exception (int)  */
 463 #define FPSCR_VE     7  /* Floating-point invalid operation exception enable */
 464 #define FPSCR_OE     6  /* Floating-point overflow exception enable          */
 465 #define FPSCR_UE     5  /* Floating-point undeflow exception enable          */
 466 #define FPSCR_ZE     4  /* Floating-point zero divide exception enable       */
 467 #define FPSCR_XE     3  /* Floating-point inexact exception enable           */
 468 #define FPSCR_NI     2  /* Floating-point non-IEEE mode                      */
 469 #define FPSCR_RN1    1
 470 #define FPSCR_RN     0  /* Floating-point rounding control                   */
 471 #define fpscr_fex    (((env->fpscr) >> FPSCR_FEX)    & 0x1)
 472 #define fpscr_vx     (((env->fpscr) >> FPSCR_VX)     & 0x1)
 473 #define fpscr_ox     (((env->fpscr) >> FPSCR_OX)     & 0x1)
 474 #define fpscr_ux     (((env->fpscr) >> FPSCR_UX)     & 0x1)
 475 #define fpscr_zx     (((env->fpscr) >> FPSCR_ZX)     & 0x1)
 476 #define fpscr_xx     (((env->fpscr) >> FPSCR_XX)     & 0x1)
 477 #define fpscr_vxsnan (((env->fpscr) >> FPSCR_VXSNAN) & 0x1)
 478 #define fpscr_vxisi  (((env->fpscr) >> FPSCR_VXISI)  & 0x1)
 479 #define fpscr_vxidi  (((env->fpscr) >> FPSCR_VXIDI)  & 0x1)
 480 #define fpscr_vxzdz  (((env->fpscr) >> FPSCR_VXZDZ)  & 0x1)
 481 #define fpscr_vximz  (((env->fpscr) >> FPSCR_VXIMZ)  & 0x1)
 482 #define fpscr_vxvc   (((env->fpscr) >> FPSCR_VXVC)   & 0x1)
 483 #define fpscr_fpcc   (((env->fpscr) >> FPSCR_FPCC)   & 0xF)
 484 #define fpscr_vxsoft (((env->fpscr) >> FPSCR_VXSOFT) & 0x1)
 485 #define fpscr_vxsqrt (((env->fpscr) >> FPSCR_VXSQRT) & 0x1)
 486 #define fpscr_vxcvi  (((env->fpscr) >> FPSCR_VXCVI)  & 0x1)
 487 #define fpscr_ve     (((env->fpscr) >> FPSCR_VE)     & 0x1)
 488 #define fpscr_oe     (((env->fpscr) >> FPSCR_OE)     & 0x1)
 489 #define fpscr_ue     (((env->fpscr) >> FPSCR_UE)     & 0x1)
 490 #define fpscr_ze     (((env->fpscr) >> FPSCR_ZE)     & 0x1)
 491 #define fpscr_xe     (((env->fpscr) >> FPSCR_XE)     & 0x1)
 492 #define fpscr_ni     (((env->fpscr) >> FPSCR_NI)     & 0x1)
 493 #define fpscr_rn     (((env->fpscr) >> FPSCR_RN)     & 0x3)
 494 /* Invalid operation exception summary */
 495 #define fpscr_ix ((env->fpscr) & ((1 << FPSCR_VXSNAN) | (1 << FPSCR_VXISI)  | \
 496                                   (1 << FPSCR_VXIDI)  | (1 << FPSCR_VXZDZ)  | \
 497                                   (1 << FPSCR_VXIMZ)  | (1 << FPSCR_VXVC)   | \
 498                                   (1 << FPSCR_VXSOFT) | (1 << FPSCR_VXSQRT) | \
 499                                   (1 << FPSCR_VXCVI)))
 500 /* exception summary */
 501 #define fpscr_ex  (((env->fpscr) >> FPSCR_XX) & 0x1F)
 502 /* enabled exception summary */
 503 #define fpscr_eex (((env->fpscr) >> FPSCR_XX) & ((env->fpscr) >> FPSCR_XE) &  \
 504                    0x1F)
 505
 506 /*****************************************************************************/
 507 /* The whole PowerPC CPU context */
 508 #define NB_MMU_MODES 3
 509
 510 struct CPUPPCState {
 511     /* First are the most commonly used resources
 512      * during translated code execution
 513      */
 514 #if (HOST_LONG_BITS == 32)
 515     /* temporary fixed-point registers
 516      * used to emulate 64 bits registers on 32 bits hosts
 517      */
 518     uint64_t t0, t1, t2;
 519 #endif
 520     ppc_avr_t avr0, avr1, avr2;
 521
 522     /* general purpose registers */
 523     ppc_gpr_t gpr[32];
 524 #if !defined(TARGET_PPC64)
 525     /* Storage for GPR MSB, used by the SPE extension */
 526     ppc_gpr_t gprh[32];
 527 #endif
 528     /* LR */
 529     target_ulong lr;
 530     /* CTR */
 531     target_ulong ctr;
 532     /* condition register */
 533     uint8_t crf[8];
 534     /* XER */
 535     /* XXX: We use only 5 fields, but we want to keep the structure aligned */
 536     uint8_t xer[8];
 537     /* Reservation address */
 538     target_ulong reserve;
 539
 540     /* Those ones are used in supervisor mode only */
 541     /* machine state register */
 542     target_ulong msr;
 543     /* temporary general purpose registers */
 544     ppc_gpr_t tgpr[4]; /* Used to speed-up TLB assist handlers */
 545
 546     /* Floating point execution context */
 547     /* temporary float registers */
 548     float64 ft0;
 549     float64 ft1;
 550     float64 ft2;
 551     float_status fp_status;
 552     /* floating point registers */
 553     float64 fpr[32];
 554     /* floating point status and control register */
 555     uint32_t fpscr;
 556
 557     CPU_COMMON
 558
 559     int halted; /* TRUE if the CPU is in suspend state */
 560
 561     int access_type; /* when a memory exception occurs, the access
 562                         type is stored here */
 563
 564     /* MMU context - only relevant for full system emulation */
 565 #if !defined(CONFIG_USER_ONLY)
 566 #if defined(TARGET_PPC64)
 567     /* Address space register */
 568     target_ulong asr;
 569     /* PowerPC 64 SLB area */
 570     int slb_nr;
 571 #endif
 572     /* segment registers */
 573     target_ulong sdr1;
 574     target_ulong sr[16];
 575     /* BATs */
 576     int nb_BATs;
 577     target_ulong DBAT[2][8];
 578     target_ulong IBAT[2][8];
 579     /* PowerPC TLB registers (for 4xx and 60x software driven TLBs) */
 580     int nb_tlb;      /* Total number of TLB                                  */
 581     int tlb_per_way; /* Speed-up helper: used to avoid divisions at run time */
 582     int nb_ways;     /* Number of ways in the TLB set                        */
 583     int last_way;    /* Last used way used to allocate TLB in a LRU way      */
 584     int id_tlbs;     /* If 1, MMU has separated TLBs for instructions & data */
 585     int nb_pids;     /* Number of available PID registers                    */
 586     ppc_tlb_t *tlb;  /* TLB is optional. Allocate them only if needed        */
 587     /* 403 dedicated access protection registers */
 588     target_ulong pb[4];
 589 #endif
 590
 591     /* Other registers */
 592     /* Special purpose registers */
 593     target_ulong spr[1024];
 594     ppc_spr_t spr_cb[1024];
 595     /* Altivec registers */
 596     ppc_avr_t avr[32];
 597     uint32_t vscr;
 598     /* SPE registers */
 599     ppc_gpr_t spe_acc;
 600     float_status spe_status;
 601     uint32_t spe_fscr;
 602
 603     /* Internal devices resources */
 604     /* Time base and decrementer */
 605     ppc_tb_t *tb_env;
 606     /* Device control registers */
 607     ppc_dcr_t *dcr_env;
 608
 609     int dcache_line_size;
 610     int icache_line_size;
 611
 612     /* Those resources are used during exception processing */
 613     /* CPU model definition */
 614     target_ulong msr_mask;
 615     powerpc_mmu_t mmu_model;
 616     powerpc_excp_t excp_model;
 617     powerpc_input_t bus_model;
 618     int bfd_mach;
 619     uint32_t flags;
 620
 621     int exception_index;
 622     int error_code;
 623     int interrupt_request;
 624     uint32_t pending_interrupts;
 625 #if !defined(CONFIG_USER_ONLY)
 626     /* This is the IRQ controller, which is implementation dependant
 627      * and only relevant when emulating a complete machine.
 628      */
 629     uint32_t irq_input_state;
 630     void **irq_inputs;
 631     /* Exception vectors */
 632     target_ulong excp_vectors[POWERPC_EXCP_NB];
 633     target_ulong excp_prefix;
 634     target_ulong ivor_mask;
 635     target_ulong ivpr_mask;
 636     target_ulong hreset_vector;
 637 #endif
 638
 639     /* Those resources are used only during code translation */
 640     /* Next instruction pointer */
 641     target_ulong nip;
 642
 643     /* opcode handlers */
 644     opc_handler_t *opcodes[0x40];
 645
 646     /* Those resources are used only in Qemu core */
 647     jmp_buf jmp_env;
 648     int user_mode_only; /* user mode only simulation */
 649     target_ulong hflags;      /* hflags is a MSR & HFLAGS_MASK         */
 650     target_ulong hflags_nmsr; /* specific hflags, not comming from MSR */
 651     int mmu_idx;         /* precomputed MMU index to speed up mem accesses */
 652
 653     /* Power management */
 654     int power_mode;
 655     int (*check_pow)(CPUPPCState *env);
 656
 657     /* temporary hack to handle OSI calls (only used if non NULL) */
 658     int (*osi_call)(struct CPUPPCState *env);
 659 };
 660
 661 /* Context used internally during MMU translations */
 662 typedef struct mmu_ctx_t mmu_ctx_t;
 663 struct mmu_ctx_t {
 664     target_phys_addr_t raddr;      /* Real address              */
 665     int prot;                      /* Protection bits           */
 666     target_phys_addr_t pg_addr[2]; /* PTE tables base addresses */
 667     target_ulong ptem;             /* Virtual segment ID | API  */
 668     int key;                       /* Access key                */
 669     int nx;                        /* Non-execute area          */
 670 };
 671
 672 /*****************************************************************************/
 673 CPUPPCState *cpu_ppc_init (const char *cpu_model);
 674 int cpu_ppc_exec (CPUPPCState *s);
 675 void cpu_ppc_close (CPUPPCState *s);
 676 /* you can call this signal handler from your SIGBUS and SIGSEGV
 677    signal handlers to inform the virtual CPU of exceptions. non zero
 678    is returned if the signal was handled by the virtual CPU.  */
 679 int cpu_ppc_signal_handler (int host_signum, void *pinfo,
 680                             void *puc);
 681
 682 void do_interrupt (CPUPPCState *env);
 683 void ppc_hw_interrupt (CPUPPCState *env);
 684 void cpu_loop_exit (void);
 685
 686 void dump_stack (CPUPPCState *env);
 687
 688 #if !defined(CONFIG_USER_ONLY)
 689 target_ulong do_load_ibatu (CPUPPCState *env, int nr);
 690 target_ulong do_load_ibatl (CPUPPCState *env, int nr);
 691 void do_store_ibatu (CPUPPCState *env, int nr, target_ulong value);
 692 void do_store_ibatl (CPUPPCState *env, int nr, target_ulong value);
 693 target_ulong do_load_dbatu (CPUPPCState *env, int nr);
 694 target_ulong do_load_dbatl (CPUPPCState *env, int nr);
 695 void do_store_dbatu (CPUPPCState *env, int nr, target_ulong value);
 696 void do_store_dbatl (CPUPPCState *env, int nr, target_ulong value);
 697 void do_store_ibatu_601 (CPUPPCState *env, int nr, target_ulong value);
 698 void do_store_ibatl_601 (CPUPPCState *env, int nr, target_ulong value);
 699 target_ulong do_load_sdr1 (CPUPPCState *env);
 700 void do_store_sdr1 (CPUPPCState *env, target_ulong value);
 701 #if defined(TARGET_PPC64)
 702 target_ulong ppc_load_asr (CPUPPCState *env);
 703 void ppc_store_asr (CPUPPCState *env, target_ulong value);
 704 target_ulong ppc_load_slb (CPUPPCState *env, int slb_nr);
 705 void ppc_store_slb (CPUPPCState *env, int slb_nr, target_ulong rs);
 706 #endif /* defined(TARGET_PPC64) */
 707 #if 0 // Unused
 708 target_ulong do_load_sr (CPUPPCState *env, int srnum);
 709 #endif
 710 void do_store_sr (CPUPPCState *env, int srnum, target_ulong value);
 711 #endif /* !defined(CONFIG_USER_ONLY) */
 712 target_ulong ppc_load_xer (CPUPPCState *env);
 713 void ppc_store_xer (CPUPPCState *env, target_ulong value);
 714 void ppc_store_msr (CPUPPCState *env, target_ulong value);
 715
 716 void cpu_ppc_reset (void *opaque);
 717
 718 void ppc_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, ...));
 719
 720 const ppc_def_t *cpu_ppc_find_by_name (const unsigned char *name);
 721 int cpu_ppc_register_internal (CPUPPCState *env, const ppc_def_t *def);
 722
 723 /* Time-base and decrementer management */
 724 #ifndef NO_CPU_IO_DEFS
 725 uint32_t cpu_ppc_load_tbl (CPUPPCState *env);
 726 uint32_t cpu_ppc_load_tbu (CPUPPCState *env);
 727 void cpu_ppc_store_tbu (CPUPPCState *env, uint32_t value);
 728 void cpu_ppc_store_tbl (CPUPPCState *env, uint32_t value);
 729 uint32_t cpu_ppc_load_atbl (CPUPPCState *env);
 730 uint32_t cpu_ppc_load_atbu (CPUPPCState *env);
 731 void cpu_ppc_store_atbl (CPUPPCState *env, uint32_t value);
 732 void cpu_ppc_store_atbu (CPUPPCState *env, uint32_t value);
 733 uint32_t cpu_ppc_load_decr (CPUPPCState *env);
 734 void cpu_ppc_store_decr (CPUPPCState *env, uint32_t value);
 735 uint32_t cpu_ppc_load_hdecr (CPUPPCState *env);
 736 void cpu_ppc_store_hdecr (CPUPPCState *env, uint32_t value);
 737 uint64_t cpu_ppc_load_purr (CPUPPCState *env);
 738 void cpu_ppc_store_purr (CPUPPCState *env, uint64_t value);
 739 uint32_t cpu_ppc601_load_rtcl (CPUPPCState *env);
 740 uint32_t cpu_ppc601_load_rtcu (CPUPPCState *env);
 741 #if !defined(CONFIG_USER_ONLY)
 742 void cpu_ppc601_store_rtcl (CPUPPCState *env, uint32_t value);
 743 void cpu_ppc601_store_rtcu (CPUPPCState *env, uint32_t value);
 744 target_ulong load_40x_pit (CPUPPCState *env);
 745 void store_40x_pit (CPUPPCState *env, target_ulong val);
 746 void store_40x_dbcr0 (CPUPPCState *env, uint32_t val);
 747 void store_40x_sler (CPUPPCState *env, uint32_t val);
 748 void store_booke_tcr (CPUPPCState *env, target_ulong val);
 749 void store_booke_tsr (CPUPPCState *env, target_ulong val);
 750 void ppc_tlb_invalidate_all (CPUPPCState *env);
 751 void ppc_tlb_invalidate_one (CPUPPCState *env, target_ulong addr);
 752 #if defined(TARGET_PPC64)
 753 void ppc_slb_invalidate_all (CPUPPCState *env);
 754 void ppc_slb_invalidate_one (CPUPPCState *env, uint64_t T0);
 755 #endif
 756 int ppcemb_tlb_search (CPUPPCState *env, target_ulong address, uint32_t pid);
 757 #endif
 758 #endif
 759
 760 /* Device control registers */
 761 int ppc_dcr_read (ppc_dcr_t *dcr_env, int dcrn, target_ulong *valp);
 762 int ppc_dcr_write (ppc_dcr_t *dcr_env, int dcrn, target_ulong val);
 763
 764 #define CPUState CPUPPCState
 765 #define cpu_init cpu_ppc_init
 766 #define cpu_exec cpu_ppc_exec
 767 #define cpu_gen_code cpu_ppc_gen_code
 768 #define cpu_signal_handler cpu_ppc_signal_handler
 769 #define cpu_list ppc_cpu_list
 770
 771 /* MMU modes definitions */
 772 #define MMU_MODE0_SUFFIX _user
 773 #define MMU_MODE1_SUFFIX _kernel
 774 #define MMU_MODE2_SUFFIX _hypv
 775 #define MMU_USER_IDX 0
 776 static inline int cpu_mmu_index (CPUState *env)
 777 {
 778     return env->mmu_idx;
 779 }
 780
 781 #include "cpu-all.h"
 782
 783 /*****************************************************************************/
 784 /* Registers definitions */
 785 #define XER_SO 31
 786 #define XER_OV 30
 787 #define XER_CA 29
 788 #define XER_CMP 8
 789 #define XER_BC  0
 790 #define xer_so  env->xer[4]
 791 #define xer_ov  env->xer[6]
 792 #define xer_ca  env->xer[2]
 793 #define xer_cmp env->xer[1]
 794 #define xer_bc  env->xer[0]
 795
 796 /* SPR definitions */
 797 #define SPR_MQ           (0x000)
 798 #define SPR_XER          (0x001)
 799 #define SPR_601_VRTCU    (0x004)
 800 #define SPR_601_VRTCL    (0x005)
 801 #define SPR_601_UDECR    (0x006)
 802 #define SPR_LR           (0x008)
 803 #define SPR_CTR          (0x009)
 804 #define SPR_DSISR        (0x012)
 805 #define SPR_DAR          (0x013) /* DAE for PowerPC 601 */
 806 #define SPR_601_RTCU     (0x014)
 807 #define SPR_601_RTCL     (0x015)
 808 #define SPR_DECR         (0x016)
 809 #define SPR_SDR1         (0x019)
 810 #define SPR_SRR0         (0x01A)
 811 #define SPR_SRR1         (0x01B)
 812 #define SPR_AMR          (0x01D)
 813 #define SPR_BOOKE_PID    (0x030)
 814 #define SPR_BOOKE_DECAR  (0x036)
 815 #define SPR_BOOKE_CSRR0  (0x03A)
 816 #define SPR_BOOKE_CSRR1  (0x03B)
 817 #define SPR_BOOKE_DEAR   (0x03D)
 818 #define SPR_BOOKE_ESR    (0x03E)
 819 #define SPR_BOOKE_IVPR   (0x03F)
 820 #define SPR_8xx_EIE      (0x050)
 821 #define SPR_8xx_EID      (0x051)
 822 #define SPR_8xx_NRE      (0x052)
 823 #define SPR_CTRL         (0x088)
 824 #define SPR_58x_CMPA     (0x090)
 825 #define SPR_58x_CMPB     (0x091)
 826 #define SPR_58x_CMPC     (0x092)
 827 #define SPR_58x_CMPD     (0x093)
 828 #define SPR_58x_ICR      (0x094)
 829 #define SPR_58x_DER      (0x094)
 830 #define SPR_58x_COUNTA   (0x096)
 831 #define SPR_58x_COUNTB   (0x097)
 832 #define SPR_UCTRL        (0x098)
 833 #define SPR_58x_CMPE     (0x098)
 834 #define SPR_58x_CMPF     (0x099)
 835 #define SPR_58x_CMPG     (0x09A)
 836 #define SPR_58x_CMPH     (0x09B)
 837 #define SPR_58x_LCTRL1   (0x09C)
 838 #define SPR_58x_LCTRL2   (0x09D)
 839 #define SPR_58x_ICTRL    (0x09E)
 840 #define SPR_58x_BAR      (0x09F)
 841 #define SPR_VRSAVE       (0x100)
 842 #define SPR_USPRG0       (0x100)
 843 #define SPR_USPRG1       (0x101)
 844 #define SPR_USPRG2       (0x102)
 845 #define SPR_USPRG3       (0x103)
 846 #define SPR_USPRG4       (0x104)
 847 #define SPR_USPRG5       (0x105)
 848 #define SPR_USPRG6       (0x106)
 849 #define SPR_USPRG7       (0x107)
 850 #define SPR_VTBL         (0x10C)
 851 #define SPR_VTBU         (0x10D)
 852 #define SPR_SPRG0        (0x110)
 853 #define SPR_SPRG1        (0x111)
 854 #define SPR_SPRG2        (0x112)
 855 #define SPR_SPRG3        (0x113)
 856 #define SPR_SPRG4        (0x114)
 857 #define SPR_SCOMC        (0x114)
 858 #define SPR_SPRG5        (0x115)
 859 #define SPR_SCOMD        (0x115)
 860 #define SPR_SPRG6        (0x116)
 861 #define SPR_SPRG7        (0x117)
 862 #define SPR_ASR          (0x118)
 863 #define SPR_EAR          (0x11A)
 864 #define SPR_TBL          (0x11C)
 865 #define SPR_TBU          (0x11D)
 866 #define SPR_TBU40        (0x11E)
 867 #define SPR_SVR          (0x11E)
 868 #define SPR_BOOKE_PIR    (0x11E)
 869 #define SPR_PVR          (0x11F)
 870 #define SPR_HSPRG0       (0x130)
 871 #define SPR_BOOKE_DBSR   (0x130)
 872 #define SPR_HSPRG1       (0x131)
 873 #define SPR_HDSISR       (0x132)
 874 #define SPR_HDAR         (0x133)
 875 #define SPR_BOOKE_DBCR0  (0x134)
 876 #define SPR_IBCR         (0x135)
 877 #define SPR_PURR         (0x135)
 878 #define SPR_BOOKE_DBCR1  (0x135)
 879 #define SPR_DBCR         (0x136)
 880 #define SPR_HDEC         (0x136)
 881 #define SPR_BOOKE_DBCR2  (0x136)
 882 #define SPR_HIOR         (0x137)
 883 #define SPR_MBAR         (0x137)
 884 #define SPR_RMOR         (0x138)
 885 #define SPR_BOOKE_IAC1   (0x138)
 886 #define SPR_HRMOR        (0x139)
 887 #define SPR_BOOKE_IAC2   (0x139)
 888 #define SPR_HSRR0        (0x13A)
 889 #define SPR_BOOKE_IAC3   (0x13A)
 890 #define SPR_HSRR1        (0x13B)
 891 #define SPR_BOOKE_IAC4   (0x13B)
 892 #define SPR_LPCR         (0x13C)
 893 #define SPR_BOOKE_DAC1   (0x13C)
 894 #define SPR_LPIDR        (0x13D)
 895 #define SPR_DABR2        (0x13D)
 896 #define SPR_BOOKE_DAC2   (0x13D)
 897 #define SPR_BOOKE_DVC1   (0x13E)
 898 #define SPR_BOOKE_DVC2   (0x13F)
 899 #define SPR_BOOKE_TSR    (0x150)
 900 #define SPR_BOOKE_TCR    (0x154)
 901 #define SPR_BOOKE_IVOR0  (0x190)
 902 #define SPR_BOOKE_IVOR1  (0x191)
 903 #define SPR_BOOKE_IVOR2  (0x192)
 904 #define SPR_BOOKE_IVOR3  (0x193)
 905 #define SPR_BOOKE_IVOR4  (0x194)
 906 #define SPR_BOOKE_IVOR5  (0x195)
 907 #define SPR_BOOKE_IVOR6  (0x196)
 908 #define SPR_BOOKE_IVOR7  (0x197)
 909 #define SPR_BOOKE_IVOR8  (0x198)
 910 #define SPR_BOOKE_IVOR9  (0x199)
 911 #define SPR_BOOKE_IVOR10 (0x19A)
 912 #define SPR_BOOKE_IVOR11 (0x19B)
 913 #define SPR_BOOKE_IVOR12 (0x19C)
 914 #define SPR_BOOKE_IVOR13 (0x19D)
 915 #define SPR_BOOKE_IVOR14 (0x19E)
 916 #define SPR_BOOKE_IVOR15 (0x19F)
 917 #define SPR_BOOKE_SPEFSCR (0x200)
 918 #define SPR_E500_BBEAR   (0x201)
 919 #define SPR_E500_BBTAR   (0x202)
 920 #define SPR_ATBL         (0x20E)
 921 #define SPR_ATBU         (0x20F)
 922 #define SPR_IBAT0U       (0x210)
 923 #define SPR_BOOKE_IVOR32 (0x210)
 924 #define SPR_IBAT0L       (0x211)
 925 #define SPR_BOOKE_IVOR33 (0x211)
 926 #define SPR_IBAT1U       (0x212)
 927 #define SPR_BOOKE_IVOR34 (0x212)
 928 #define SPR_IBAT1L       (0x213)
 929 #define SPR_BOOKE_IVOR35 (0x213)
 930 #define SPR_IBAT2U       (0x214)
 931 #define SPR_BOOKE_IVOR36 (0x214)
 932 #define SPR_IBAT2L       (0x215)
 933 #define SPR_E500_L1CFG0  (0x215)
 934 #define SPR_BOOKE_IVOR37 (0x215)
 935 #define SPR_IBAT3U       (0x216)
 936 #define SPR_E500_L1CFG1  (0x216)
 937 #define SPR_IBAT3L       (0x217)
 938 #define SPR_DBAT0U       (0x218)
 939 #define SPR_DBAT0L       (0x219)
 940 #define SPR_DBAT1U       (0x21A)
 941 #define SPR_DBAT1L       (0x21B)
 942 #define SPR_DBAT2U       (0x21C)
 943 #define SPR_DBAT2L       (0x21D)
 944 #define SPR_DBAT3U       (0x21E)
 945 #define SPR_DBAT3L       (0x21F)
 946 #define SPR_IBAT4U       (0x230)
 947 #define SPR_IBAT4L       (0x231)
 948 #define SPR_IBAT5U       (0x232)
 949 #define SPR_IBAT5L       (0x233)
 950 #define SPR_IBAT6U       (0x234)
 951 #define SPR_IBAT6L       (0x235)
 952 #define SPR_IBAT7U       (0x236)
 953 #define SPR_IBAT7L       (0x237)
 954 #define SPR_DBAT4U       (0x238)
 955 #define SPR_DBAT4L       (0x239)
 956 #define SPR_DBAT5U       (0x23A)
 957 #define SPR_BOOKE_MCSRR0 (0x23A)
 958 #define SPR_DBAT5L       (0x23B)
 959 #define SPR_BOOKE_MCSRR1 (0x23B)
 960 #define SPR_DBAT6U       (0x23C)
 961 #define SPR_BOOKE_MCSR   (0x23C)
 962 #define SPR_DBAT6L       (0x23D)
 963 #define SPR_E500_MCAR    (0x23D)
 964 #define SPR_DBAT7U       (0x23E)
 965 #define SPR_BOOKE_DSRR0  (0x23E)
 966 #define SPR_DBAT7L       (0x23F)
 967 #define SPR_BOOKE_DSRR1  (0x23F)
 968 #define SPR_BOOKE_SPRG8  (0x25C)
 969 #define SPR_BOOKE_SPRG9  (0x25D)
 970 #define SPR_BOOKE_MAS0   (0x270)
 971 #define SPR_BOOKE_MAS1   (0x271)
 972 #define SPR_BOOKE_MAS2   (0x272)
 973 #define SPR_BOOKE_MAS3   (0x273)
 974 #define SPR_BOOKE_MAS4   (0x274)
 975 #define SPR_BOOKE_MAS6   (0x276)
 976 #define SPR_BOOKE_PID1   (0x279)
 977 #define SPR_BOOKE_PID2   (0x27A)
 978 #define SPR_BOOKE_TLB0CFG (0x2B0)
 979 #define SPR_BOOKE_TLB1CFG (0x2B1)
 980 #define SPR_BOOKE_TLB2CFG (0x2B2)
 981 #define SPR_BOOKE_TLB3CFG (0x2B3)
 982 #define SPR_BOOKE_EPR    (0x2BE)
 983 #define SPR_PERF0        (0x300)
 984 #define SPR_PERF1        (0x301)
 985 #define SPR_PERF2        (0x302)
 986 #define SPR_PERF3        (0x303)
 987 #define SPR_PERF4        (0x304)
 988 #define SPR_PERF5        (0x305)
 989 #define SPR_PERF6        (0x306)
 990 #define SPR_PERF7        (0x307)
 991 #define SPR_PERF8        (0x308)
 992 #define SPR_PERF9        (0x309)
 993 #define SPR_PERFA        (0x30A)
 994 #define SPR_PERFB        (0x30B)
 995 #define SPR_PERFC        (0x30C)
 996 #define SPR_PERFD        (0x30D)
 997 #define SPR_PERFE        (0x30E)
 998 #define SPR_PERFF        (0x30F)
 999 #define SPR_UPERF0       (0x310)
1000 #define SPR_UPERF1       (0x311)
1001 #define SPR_UPERF2       (0x312)
1002 #define SPR_UPERF3       (0x313)
1003 #define SPR_UPERF4       (0x314)
1004 #define SPR_UPERF5       (0x315)
1005 #define SPR_UPERF6       (0x316)
1006 #define SPR_UPERF7       (0x317)
1007 #define SPR_UPERF8       (0x318)
1008 #define SPR_UPERF9       (0x319)
1009 #define SPR_UPERFA       (0x31A)
1010 #define SPR_UPERFB       (0x31B)
1011 #define SPR_UPERFC       (0x31C)
1012 #define SPR_UPERFD       (0x31D)
1013 #define SPR_UPERFE       (0x31E)
1014 #define SPR_UPERFF       (0x31F)
1015 #define SPR_440_INV0     (0x370)
1016 #define SPR_440_INV1     (0x371)
1017 #define SPR_440_INV2     (0x372)
1018 #define SPR_440_INV3     (0x373)
1019 #define SPR_440_ITV0     (0x374)
1020 #define SPR_440_ITV1     (0x375)
1021 #define SPR_440_ITV2     (0x376)
1022 #define SPR_440_ITV3     (0x377)
1023 #define SPR_440_CCR1     (0x378)
1024 #define SPR_DCRIPR       (0x37B)
1025 #define SPR_PPR          (0x380)
1026 #define SPR_440_DNV0     (0x390)
1027 #define SPR_440_DNV1     (0x391)
1028 #define SPR_440_DNV2     (0x392)
1029 #define SPR_440_DNV3     (0x393)
1030 #define SPR_440_DTV0     (0x394)
1031 #define SPR_440_DTV1     (0x395)
1032 #define SPR_440_DTV2     (0x396)
1033 #define SPR_440_DTV3     (0x397)
1034 #define SPR_440_DVLIM    (0x398)
1035 #define SPR_440_IVLIM    (0x399)
1036 #define SPR_440_RSTCFG   (0x39B)
1037 #define SPR_BOOKE_DCDBTRL (0x39C)
1038 #define SPR_BOOKE_DCDBTRH (0x39D)
1039 #define SPR_BOOKE_ICDBTRL (0x39E)
1040 #define SPR_BOOKE_ICDBTRH (0x39F)
1041 #define SPR_UMMCR2       (0x3A0)
1042 #define SPR_UPMC5        (0x3A1)
1043 #define SPR_UPMC6        (0x3A2)
1044 #define SPR_UBAMR        (0x3A7)
1045 #define SPR_UMMCR0       (0x3A8)
1046 #define SPR_UPMC1        (0x3A9)
1047 #define SPR_UPMC2        (0x3AA)
1048 #define SPR_USIAR        (0x3AB)
1049 #define SPR_UMMCR1       (0x3AC)
1050 #define SPR_UPMC3        (0x3AD)
1051 #define SPR_UPMC4        (0x3AE)
1052 #define SPR_USDA         (0x3AF)
1053 #define SPR_40x_ZPR      (0x3B0)
1054 #define SPR_BOOKE_MAS7   (0x3B0)
1055 #define SPR_620_PMR0     (0x3B0)
1056 #define SPR_MMCR2        (0x3B0)
1057 #define SPR_PMC5         (0x3B1)
1058 #define SPR_40x_PID      (0x3B1)
1059 #define SPR_620_PMR1     (0x3B1)
1060 #define SPR_PMC6         (0x3B2)
1061 #define SPR_440_MMUCR    (0x3B2)
1062 #define SPR_620_PMR2     (0x3B2)
1063 #define SPR_4xx_CCR0     (0x3B3)
1064 #define SPR_BOOKE_EPLC   (0x3B3)
1065 #define SPR_620_PMR3     (0x3B3)
1066 #define SPR_405_IAC3     (0x3B4)
1067 #define SPR_BOOKE_EPSC   (0x3B4)
1068 #define SPR_620_PMR4     (0x3B4)
1069 #define SPR_405_IAC4     (0x3B5)
1070 #define SPR_620_PMR5     (0x3B5)
1071 #define SPR_405_DVC1     (0x3B6)
1072 #define SPR_620_PMR6     (0x3B6)
1073 #define SPR_405_DVC2     (0x3B7)
1074 #define SPR_620_PMR7     (0x3B7)
1075 #define SPR_BAMR         (0x3B7)
1076 #define SPR_MMCR0        (0x3B8)
1077 #define SPR_620_PMR8     (0x3B8)
1078 #define SPR_PMC1         (0x3B9)
1079 #define SPR_40x_SGR      (0x3B9)
1080 #define SPR_620_PMR9     (0x3B9)
1081 #define SPR_PMC2         (0x3BA)
1082 #define SPR_40x_DCWR     (0x3BA)
1083 #define SPR_620_PMRA     (0x3BA)
1084 #define SPR_SIAR         (0x3BB)
1085 #define SPR_405_SLER     (0x3BB)
1086 #define SPR_620_PMRB     (0x3BB)
1087 #define SPR_MMCR1        (0x3BC)
1088 #define SPR_405_SU0R     (0x3BC)
1089 #define SPR_620_PMRC     (0x3BC)
1090 #define SPR_401_SKR      (0x3BC)
1091 #define SPR_PMC3         (0x3BD)
1092 #define SPR_405_DBCR1    (0x3BD)
1093 #define SPR_620_PMRD     (0x3BD)
1094 #define SPR_PMC4         (0x3BE)
1095 #define SPR_620_PMRE     (0x3BE)
1096 #define SPR_SDA          (0x3BF)
1097 #define SPR_620_PMRF     (0x3BF)
1098 #define SPR_403_VTBL     (0x3CC)
1099 #define SPR_403_VTBU     (0x3CD)
1100 #define SPR_DMISS        (0x3D0)
1101 #define SPR_DCMP         (0x3D1)
1102 #define SPR_HASH1        (0x3D2)
1103 #define SPR_HASH2        (0x3D3)
1104 #define SPR_BOOKE_ICDBDR (0x3D3)
1105 #define SPR_TLBMISS      (0x3D4)
1106 #define SPR_IMISS        (0x3D4)
1107 #define SPR_40x_ESR      (0x3D4)
1108 #define SPR_PTEHI        (0x3D5)
1109 #define SPR_ICMP         (0x3D5)
1110 #define SPR_40x_DEAR     (0x3D5)
1111 #define SPR_PTELO        (0x3D6)
1112 #define SPR_RPA          (0x3D6)
1113 #define SPR_40x_EVPR     (0x3D6)
1114 #define SPR_L3PM         (0x3D7)
1115 #define SPR_403_CDBCR    (0x3D7)
1116 #define SPR_L3OHCR       (0x3D8)
1117 #define SPR_TCR          (0x3D8)
1118 #define SPR_40x_TSR      (0x3D8)
1119 #define SPR_IBR          (0x3DA)
1120 #define SPR_40x_TCR      (0x3DA)
1121 #define SPR_ESASRR       (0x3DB)
1122 #define SPR_40x_PIT      (0x3DB)
1123 #define SPR_403_TBL      (0x3DC)
1124 #define SPR_403_TBU      (0x3DD)
1125 #define SPR_SEBR         (0x3DE)
1126 #define SPR_40x_SRR2     (0x3DE)
1127 #define SPR_SER          (0x3DF)
1128 #define SPR_40x_SRR3     (0x3DF)
1129 #define SPR_L3ITCR0      (0x3E8)
1130 #define SPR_L3ITCR1      (0x3E9)
1131 #define SPR_L3ITCR2      (0x3EA)
1132 #define SPR_L3ITCR3      (0x3EB)
1133 #define SPR_HID0         (0x3F0)
1134 #define SPR_40x_DBSR     (0x3F0)
1135 #define SPR_HID1         (0x3F1)
1136 #define SPR_IABR         (0x3F2)
1137 #define SPR_40x_DBCR0    (0x3F2)
1138 #define SPR_601_HID2     (0x3F2)
1139 #define SPR_E500_L1CSR0  (0x3F2)
1140 #define SPR_ICTRL        (0x3F3)
1141 #define SPR_HID2         (0x3F3)
1142 #define SPR_E500_L1CSR1  (0x3F3)
1143 #define SPR_440_DBDR     (0x3F3)
1144 #define SPR_LDSTDB       (0x3F4)
1145 #define SPR_40x_IAC1     (0x3F4)
1146 #define SPR_MMUCSR0      (0x3F4)
1147 #define SPR_DABR         (0x3F5)
1148 #define DABR_MASK (~(target_ulong)0x7)
1149 #define SPR_E500_BUCSR   (0x3F5)
1150 #define SPR_40x_IAC2     (0x3F5)
1151 #define SPR_601_HID5     (0x3F5)
1152 #define SPR_40x_DAC1     (0x3F6)
1153 #define SPR_MSSCR0       (0x3F6)
1154 #define SPR_970_HID5     (0x3F6)
1155 #define SPR_MSSSR0       (0x3F7)
1156 #define SPR_DABRX        (0x3F7)
1157 #define SPR_40x_DAC2     (0x3F7)
1158 #define SPR_MMUCFG       (0x3F7)
1159 #define SPR_LDSTCR       (0x3F8)
1160 #define SPR_L2PMCR       (0x3F8)
1161 #define SPR_750_HID2     (0x3F8)
1162 #define SPR_620_HID8     (0x3F8)
1163 #define SPR_L2CR         (0x3F9)
1164 #define SPR_620_HID9     (0x3F9)
1165 #define SPR_L3CR         (0x3FA)
1166 #define SPR_IABR2        (0x3FA)
1167 #define SPR_40x_DCCR     (0x3FA)
1168 #define SPR_ICTC         (0x3FB)
1169 #define SPR_40x_ICCR     (0x3FB)
1170 #define SPR_THRM1        (0x3FC)
1171 #define SPR_403_PBL1     (0x3FC)
1172 #define SPR_SP           (0x3FD)
1173 #define SPR_THRM2        (0x3FD)
1174 #define SPR_403_PBU1     (0x3FD)
1175 #define SPR_604_HID13    (0x3FD)
1176 #define SPR_LT           (0x3FE)
1177 #define SPR_THRM3        (0x3FE)
1178 #define SPR_FPECR        (0x3FE)
1179 #define SPR_403_PBL2     (0x3FE)
1180 #define SPR_PIR          (0x3FF)
1181 #define SPR_403_PBU2     (0x3FF)
1182 #define SPR_601_HID15    (0x3FF)
1183 #define SPR_604_HID15    (0x3FF)
1184 #define SPR_E500_SVR     (0x3FF)
1185
1186 /*****************************************************************************/
1187 /* Memory access type :
1188  * may be needed for precise access rights control and precise exceptions.
1189  */
1190 enum {
1191     /* 1 bit to define user level / supervisor access */
1192     ACCESS_USER  = 0x00,
1193     ACCESS_SUPER = 0x01,
1194     /* Type of instruction that generated the access */
1195     ACCESS_CODE  = 0x10, /* Code fetch access                */
1196     ACCESS_INT   = 0x20, /* Integer load/store access        */
1197     ACCESS_FLOAT = 0x30, /* floating point load/store access */
1198     ACCESS_RES   = 0x40, /* load/store with reservation      */
1199     ACCESS_EXT   = 0x50, /* external access                  */
1200     ACCESS_CACHE = 0x60, /* Cache manipulation               */
1201 };
1202
1203 /* Hardware interruption sources:
1204  * all those exception can be raised simulteaneously
1205  */
1206 /* Input pins definitions */
1207 enum {
1208     /* 6xx bus input pins */
1209     PPC6xx_INPUT_HRESET     = 0,
1210     PPC6xx_INPUT_SRESET     = 1,
1211     PPC6xx_INPUT_CKSTP_IN   = 2,
1212     PPC6xx_INPUT_MCP        = 3,
1213     PPC6xx_INPUT_SMI        = 4,
1214     PPC6xx_INPUT_INT        = 5,
1215     PPC6xx_INPUT_TBEN       = 6,
1216     PPC6xx_INPUT_WAKEUP     = 7,
1217     PPC6xx_INPUT_NB,
1218 };
1219
1220 enum {
1221     /* Embedded PowerPC input pins */
1222     PPCBookE_INPUT_HRESET     = 0,
1223     PPCBookE_INPUT_SRESET     = 1,
1224     PPCBookE_INPUT_CKSTP_IN   = 2,
1225     PPCBookE_INPUT_MCP        = 3,
1226     PPCBookE_INPUT_SMI        = 4,
1227     PPCBookE_INPUT_INT        = 5,
1228     PPCBookE_INPUT_CINT       = 6,
1229     PPCBookE_INPUT_NB,
1230 };
1231
1232 enum {
1233     /* PowerPC 40x input pins */
1234     PPC40x_INPUT_RESET_CORE = 0,
1235     PPC40x_INPUT_RESET_CHIP = 1,
1236     PPC40x_INPUT_RESET_SYS  = 2,
1237     PPC40x_INPUT_CINT       = 3,
1238     PPC40x_INPUT_INT        = 4,
1239     PPC40x_INPUT_HALT       = 5,
1240     PPC40x_INPUT_DEBUG      = 6,
1241     PPC40x_INPUT_NB,
1242 };
1243
1244 #if defined(TARGET_PPC64)
1245 enum {
1246     /* PowerPC 970 input pins */
1247     PPC970_INPUT_HRESET     = 0,
1248     PPC970_INPUT_SRESET     = 1,
1249     PPC970_INPUT_CKSTP      = 2,
1250     PPC970_INPUT_TBEN       = 3,
1251     PPC970_INPUT_MCP        = 4,
1252     PPC970_INPUT_INT        = 5,
1253     PPC970_INPUT_THINT      = 6,
1254     PPC970_INPUT_NB,
1255 };
1256 #endif
1257
1258 /* Hardware exceptions definitions */
1259 enum {
1260     /* External hardware exception sources */
1261     PPC_INTERRUPT_RESET     = 0,  /* Reset exception                      */
1262     PPC_INTERRUPT_WAKEUP,         /* Wakeup exception                     */
1263     PPC_INTERRUPT_MCK,            /* Machine check exception              */
1264     PPC_INTERRUPT_EXT,            /* External interrupt                   */
1265     PPC_INTERRUPT_SMI,            /* System management interrupt          */
1266     PPC_INTERRUPT_CEXT,           /* Critical external interrupt          */
1267     PPC_INTERRUPT_DEBUG,          /* External debug exception             */
1268     PPC_INTERRUPT_THERM,          /* Thermal exception                    */
1269     /* Internal hardware exception sources */
1270     PPC_INTERRUPT_DECR,           /* Decrementer exception                */
1271     PPC_INTERRUPT_HDECR,          /* Hypervisor decrementer exception     */
1272     PPC_INTERRUPT_PIT,            /* Programmable inteval timer interrupt */
1273     PPC_INTERRUPT_FIT,            /* Fixed interval timer interrupt       */
1274     PPC_INTERRUPT_WDT,            /* Watchdog timer interrupt             */
1275     PPC_INTERRUPT_CDOORBELL,      /* Critical doorbell interrupt          */
1276     PPC_INTERRUPT_DOORBELL,       /* Doorbell interrupt                   */
1277     PPC_INTERRUPT_PERFM,          /* Performance monitor interrupt        */
1278 };
1279
1280 /*****************************************************************************/
1281
1282 #endif /* !defined (__CPU_PPC_H__) */