?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
qemu: zero ioport_opaque on isa_unassign_ioport (Marcelo Tosatti)
[qemu/mini2440/sniper_sniper_test.git] / hw / ide.c
blob109e1d6a1fbf0164c56fa5239bf651e3672ea369
1 /*
2 * QEMU IDE disk and CD/DVD-ROM Emulator
3 *
4 * Copyright (c) 2003 Fabrice Bellard
5 * Copyright (c) 2006 Openedhand Ltd.
6 *
7 * Permission is hereby granted, free of charge, to any person obtaining a copy
8 * of this software and associated documentation files (the "Software"), to deal
9 * in the Software without restriction, including without limitation the rights
10 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
11 * copies of the Software, and to permit persons to whom the Software is
12 * furnished to do so, subject to the following conditions:
13 *
14 * The above copyright notice and this permission notice shall be included in
15 * all copies or substantial portions of the Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
22 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
23 * THE SOFTWARE.
24 */
25 #include "hw.h"
26 #include "pc.h"
27 #include "pci.h"
28 #include "scsi-disk.h"
29 #include "pcmcia.h"
30 #include "block.h"
31 #include "block_int.h"
32 #include "qemu-timer.h"
33 #include "sysemu.h"
34 #include "ppc_mac.h"
35 #include "mac_dbdma.h"
36 #include "sh.h"
37 #include "dma.h"
38
39 /* debug IDE devices */
40 //#define DEBUG_IDE
41 //#define DEBUG_IDE_ATAPI
42 //#define DEBUG_AIO
43 #define USE_DMA_CDROM
44
45 /* Bits of HD_STATUS */
46 #define ERR_STAT 0x01
47 #define INDEX_STAT 0x02
48 #define ECC_STAT 0x04 /* Corrected error */
49 #define DRQ_STAT 0x08
50 #define SEEK_STAT 0x10
51 #define SRV_STAT 0x10
52 #define WRERR_STAT 0x20
53 #define READY_STAT 0x40
54 #define BUSY_STAT 0x80
55
56 /* Bits for HD_ERROR */
57 #define MARK_ERR 0x01 /* Bad address mark */
58 #define TRK0_ERR 0x02 /* couldn't find track 0 */
59 #define ABRT_ERR 0x04 /* Command aborted */
60 #define MCR_ERR 0x08 /* media change request */
61 #define ID_ERR 0x10 /* ID field not found */
62 #define MC_ERR 0x20 /* media changed */
63 #define ECC_ERR 0x40 /* Uncorrectable ECC error */
64 #define BBD_ERR 0x80 /* pre-EIDE meaning: block marked bad */
65 #define ICRC_ERR 0x80 /* new meaning: CRC error during transfer */
66
67 /* Bits of HD_NSECTOR */
68 #define CD 0x01
69 #define IO 0x02
70 #define REL 0x04
71 #define TAG_MASK 0xf8
72
73 #define IDE_CMD_RESET 0x04
74 #define IDE_CMD_DISABLE_IRQ 0x02
75
76 /* ATA/ATAPI Commands pre T13 Spec */
77 #define WIN_NOP 0x00
78 /*
79 * 0x01->0x02 Reserved
80 */
81 #define CFA_REQ_EXT_ERROR_CODE 0x03 /* CFA Request Extended Error Code */
82 /*
83 * 0x04->0x07 Reserved
84 */
85 #define WIN_SRST 0x08 /* ATAPI soft reset command */
86 #define WIN_DEVICE_RESET 0x08
87 /*
88 * 0x09->0x0F Reserved
89 */
90 #define WIN_RECAL 0x10
91 #define WIN_RESTORE WIN_RECAL
92 /*
93 * 0x10->0x1F Reserved
94 */
95 #define WIN_READ 0x20 /* 28-Bit */
96 #define WIN_READ_ONCE 0x21 /* 28-Bit without retries */
97 #define WIN_READ_LONG 0x22 /* 28-Bit */
98 #define WIN_READ_LONG_ONCE 0x23 /* 28-Bit without retries */
99 #define WIN_READ_EXT 0x24 /* 48-Bit */
100 #define WIN_READDMA_EXT 0x25 /* 48-Bit */
101 #define WIN_READDMA_QUEUED_EXT 0x26 /* 48-Bit */
102 #define WIN_READ_NATIVE_MAX_EXT 0x27 /* 48-Bit */
103 /*
104 * 0x28
105 */
106 #define WIN_MULTREAD_EXT 0x29 /* 48-Bit */
107 /*
108 * 0x2A->0x2F Reserved
109 */
110 #define WIN_WRITE 0x30 /* 28-Bit */
111 #define WIN_WRITE_ONCE 0x31 /* 28-Bit without retries */
112 #define WIN_WRITE_LONG 0x32 /* 28-Bit */
113 #define WIN_WRITE_LONG_ONCE 0x33 /* 28-Bit without retries */
114 #define WIN_WRITE_EXT 0x34 /* 48-Bit */
115 #define WIN_WRITEDMA_EXT 0x35 /* 48-Bit */
116 #define WIN_WRITEDMA_QUEUED_EXT 0x36 /* 48-Bit */
117 #define WIN_SET_MAX_EXT 0x37 /* 48-Bit */
118 #define CFA_WRITE_SECT_WO_ERASE 0x38 /* CFA Write Sectors without erase */
119 #define WIN_MULTWRITE_EXT 0x39 /* 48-Bit */
120 /*
121 * 0x3A->0x3B Reserved
122 */
123 #define WIN_WRITE_VERIFY 0x3C /* 28-Bit */
124 /*
125 * 0x3D->0x3F Reserved
126 */
127 #define WIN_VERIFY 0x40 /* 28-Bit - Read Verify Sectors */
128 #define WIN_VERIFY_ONCE 0x41 /* 28-Bit - without retries */
129 #define WIN_VERIFY_EXT 0x42 /* 48-Bit */
130 /*
131 * 0x43->0x4F Reserved
132 */
133 #define WIN_FORMAT 0x50
134 /*
135 * 0x51->0x5F Reserved
136 */
137 #define WIN_INIT 0x60
138 /*
139 * 0x61->0x5F Reserved
140 */
141 #define WIN_SEEK 0x70 /* 0x70-0x7F Reserved */
142 #define CFA_TRANSLATE_SECTOR 0x87 /* CFA Translate Sector */
143 #define WIN_DIAGNOSE 0x90
144 #define WIN_SPECIFY 0x91 /* set drive geometry translation */
145 #define WIN_DOWNLOAD_MICROCODE 0x92
146 #define WIN_STANDBYNOW2 0x94
147 #define CFA_IDLEIMMEDIATE 0x95 /* force drive to become "ready" */
148 #define WIN_STANDBY2 0x96
149 #define WIN_SETIDLE2 0x97
150 #define WIN_CHECKPOWERMODE2 0x98
151 #define WIN_SLEEPNOW2 0x99
152 /*
153 * 0x9A VENDOR
154 */
155 #define WIN_PACKETCMD 0xA0 /* Send a packet command. */
156 #define WIN_PIDENTIFY 0xA1 /* identify ATAPI device */
157 #define WIN_QUEUED_SERVICE 0xA2
158 #define WIN_SMART 0xB0 /* self-monitoring and reporting */
159 #define CFA_ACCESS_METADATA_STORAGE 0xB8
160 #define CFA_ERASE_SECTORS 0xC0 /* microdrives implement as NOP */
161 #define WIN_MULTREAD 0xC4 /* read sectors using multiple mode*/
162 #define WIN_MULTWRITE 0xC5 /* write sectors using multiple mode */
163 #define WIN_SETMULT 0xC6 /* enable/disable multiple mode */
164 #define WIN_READDMA_QUEUED 0xC7 /* read sectors using Queued DMA transfers */
165 #define WIN_READDMA 0xC8 /* read sectors using DMA transfers */
166 #define WIN_READDMA_ONCE 0xC9 /* 28-Bit - without retries */
167 #define WIN_WRITEDMA 0xCA /* write sectors using DMA transfers */
168 #define WIN_WRITEDMA_ONCE 0xCB /* 28-Bit - without retries */
169 #define WIN_WRITEDMA_QUEUED 0xCC /* write sectors using Queued DMA transfers */
170 #define CFA_WRITE_MULTI_WO_ERASE 0xCD /* CFA Write multiple without erase */
171 #define WIN_GETMEDIASTATUS 0xDA
172 #define WIN_ACKMEDIACHANGE 0xDB /* ATA-1, ATA-2 vendor */
173 #define WIN_POSTBOOT 0xDC
174 #define WIN_PREBOOT 0xDD
175 #define WIN_DOORLOCK 0xDE /* lock door on removable drives */
176 #define WIN_DOORUNLOCK 0xDF /* unlock door on removable drives */
177 #define WIN_STANDBYNOW1 0xE0
178 #define WIN_IDLEIMMEDIATE 0xE1 /* force drive to become "ready" */
179 #define WIN_STANDBY 0xE2 /* Set device in Standby Mode */
180 #define WIN_SETIDLE1 0xE3
181 #define WIN_READ_BUFFER 0xE4 /* force read only 1 sector */
182 #define WIN_CHECKPOWERMODE1 0xE5
183 #define WIN_SLEEPNOW1 0xE6
184 #define WIN_FLUSH_CACHE 0xE7
185 #define WIN_WRITE_BUFFER 0xE8 /* force write only 1 sector */
186 #define WIN_WRITE_SAME 0xE9 /* read ata-2 to use */
187 /* SET_FEATURES 0x22 or 0xDD */
188 #define WIN_FLUSH_CACHE_EXT 0xEA /* 48-Bit */
189 #define WIN_IDENTIFY 0xEC /* ask drive to identify itself */
190 #define WIN_MEDIAEJECT 0xED
191 #define WIN_IDENTIFY_DMA 0xEE /* same as WIN_IDENTIFY, but DMA */
192 #define WIN_SETFEATURES 0xEF /* set special drive features */
193 #define EXABYTE_ENABLE_NEST 0xF0
194 #define IBM_SENSE_CONDITION 0xF0 /* measure disk temperature */
195 #define WIN_SECURITY_SET_PASS 0xF1
196 #define WIN_SECURITY_UNLOCK 0xF2
197 #define WIN_SECURITY_ERASE_PREPARE 0xF3
198 #define WIN_SECURITY_ERASE_UNIT 0xF4
199 #define WIN_SECURITY_FREEZE_LOCK 0xF5
200 #define CFA_WEAR_LEVEL 0xF5 /* microdrives implement as NOP */
201 #define WIN_SECURITY_DISABLE 0xF6
202 #define WIN_READ_NATIVE_MAX 0xF8 /* return the native maximum address */
203 #define WIN_SET_MAX 0xF9
204 #define DISABLE_SEAGATE 0xFB
205
206 /* set to 1 set disable mult support */
207 #define MAX_MULT_SECTORS 16
208
209 #define IDE_DMA_BUF_SECTORS 256
210
211 #if (IDE_DMA_BUF_SECTORS < MAX_MULT_SECTORS)
212 #error "IDE_DMA_BUF_SECTORS must be bigger or equal to MAX_MULT_SECTORS"
213 #endif
214
215 /* ATAPI defines */
216
217 #define ATAPI_PACKET_SIZE 12
218
219 /* The generic packet command opcodes for CD/DVD Logical Units,
220 * From Table 57 of the SFF8090 Ver. 3 (Mt. Fuji) draft standard. */
221 #define GPCMD_BLANK 0xa1
222 #define GPCMD_CLOSE_TRACK 0x5b
223 #define GPCMD_FLUSH_CACHE 0x35
224 #define GPCMD_FORMAT_UNIT 0x04
225 #define GPCMD_GET_CONFIGURATION 0x46
226 #define GPCMD_GET_EVENT_STATUS_NOTIFICATION 0x4a
227 #define GPCMD_GET_PERFORMANCE 0xac
228 #define GPCMD_INQUIRY 0x12
229 #define GPCMD_LOAD_UNLOAD 0xa6
230 #define GPCMD_MECHANISM_STATUS 0xbd
231 #define GPCMD_MODE_SELECT_10 0x55
232 #define GPCMD_MODE_SENSE_10 0x5a
233 #define GPCMD_PAUSE_RESUME 0x4b
234 #define GPCMD_PLAY_AUDIO_10 0x45
235 #define GPCMD_PLAY_AUDIO_MSF 0x47
236 #define GPCMD_PLAY_AUDIO_TI 0x48
237 #define GPCMD_PLAY_CD 0xbc
238 #define GPCMD_PREVENT_ALLOW_MEDIUM_REMOVAL 0x1e
239 #define GPCMD_READ_10 0x28
240 #define GPCMD_READ_12 0xa8
241 #define GPCMD_READ_CDVD_CAPACITY 0x25
242 #define GPCMD_READ_CD 0xbe
243 #define GPCMD_READ_CD_MSF 0xb9
244 #define GPCMD_READ_DISC_INFO 0x51
245 #define GPCMD_READ_DVD_STRUCTURE 0xad
246 #define GPCMD_READ_FORMAT_CAPACITIES 0x23
247 #define GPCMD_READ_HEADER 0x44
248 #define GPCMD_READ_TRACK_RZONE_INFO 0x52
249 #define GPCMD_READ_SUBCHANNEL 0x42
250 #define GPCMD_READ_TOC_PMA_ATIP 0x43
251 #define GPCMD_REPAIR_RZONE_TRACK 0x58
252 #define GPCMD_REPORT_KEY 0xa4
253 #define GPCMD_REQUEST_SENSE 0x03
254 #define GPCMD_RESERVE_RZONE_TRACK 0x53
255 #define GPCMD_SCAN 0xba
256 #define GPCMD_SEEK 0x2b
257 #define GPCMD_SEND_DVD_STRUCTURE 0xad
258 #define GPCMD_SEND_EVENT 0xa2
259 #define GPCMD_SEND_KEY 0xa3
260 #define GPCMD_SEND_OPC 0x54
261 #define GPCMD_SET_READ_AHEAD 0xa7
262 #define GPCMD_SET_STREAMING 0xb6
263 #define GPCMD_START_STOP_UNIT 0x1b
264 #define GPCMD_STOP_PLAY_SCAN 0x4e
265 #define GPCMD_TEST_UNIT_READY 0x00
266 #define GPCMD_VERIFY_10 0x2f
267 #define GPCMD_WRITE_10 0x2a
268 #define GPCMD_WRITE_AND_VERIFY_10 0x2e
269 /* This is listed as optional in ATAPI 2.6, but is (curiously)
270 * missing from Mt. Fuji, Table 57. It _is_ mentioned in Mt. Fuji
271 * Table 377 as an MMC command for SCSi devices though... Most ATAPI
272 * drives support it. */
273 #define GPCMD_SET_SPEED 0xbb
274 /* This seems to be a SCSI specific CD-ROM opcode
275 * to play data at track/index */
276 #define GPCMD_PLAYAUDIO_TI 0x48
277 /*
278 * From MS Media Status Notification Support Specification. For
279 * older drives only.
280 */
281 #define GPCMD_GET_MEDIA_STATUS 0xda
282 #define GPCMD_MODE_SENSE_6 0x1a
283
284 /* Mode page codes for mode sense/set */
285 #define GPMODE_R_W_ERROR_PAGE 0x01
286 #define GPMODE_WRITE_PARMS_PAGE 0x05
287 #define GPMODE_AUDIO_CTL_PAGE 0x0e
288 #define GPMODE_POWER_PAGE 0x1a
289 #define GPMODE_FAULT_FAIL_PAGE 0x1c
290 #define GPMODE_TO_PROTECT_PAGE 0x1d
291 #define GPMODE_CAPABILITIES_PAGE 0x2a
292 #define GPMODE_ALL_PAGES 0x3f
293 /* Not in Mt. Fuji, but in ATAPI 2.6 -- depricated now in favor
294 * of MODE_SENSE_POWER_PAGE */
295 #define GPMODE_CDROM_PAGE 0x0d
296
297 /*
298 * Based on values from <linux/cdrom.h> but extending CD_MINS
299 * to the maximum common size allowed by the Orange's Book ATIP
300 *
301 * 90 and 99 min CDs are also available but using them as the
302 * upper limit reduces the effectiveness of the heuristic to
303 * detect DVDs burned to less than 25% of their maximum capacity
304 */
305
306 /* Some generally useful CD-ROM information */
307 #define CD_MINS 80 /* max. minutes per CD */
308 #define CD_SECS 60 /* seconds per minute */
309 #define CD_FRAMES 75 /* frames per second */
310 #define CD_FRAMESIZE 2048 /* bytes per frame, "cooked" mode */
311 #define CD_MAX_BYTES (CD_MINS * CD_SECS * CD_FRAMES * CD_FRAMESIZE)
312 #define CD_MAX_SECTORS (CD_MAX_BYTES / 512)
313
314 /*
315 * The MMC values are not IDE specific and might need to be moved
316 * to a common header if they are also needed for the SCSI emulation
317 */
318
319 /* Profile list from MMC-6 revision 1 table 91 */
320 #define MMC_PROFILE_NONE 0x0000
321 #define MMC_PROFILE_CD_ROM 0x0008
322 #define MMC_PROFILE_CD_R 0x0009
323 #define MMC_PROFILE_CD_RW 0x000A
324 #define MMC_PROFILE_DVD_ROM 0x0010
325 #define MMC_PROFILE_DVD_R_SR 0x0011
326 #define MMC_PROFILE_DVD_RAM 0x0012
327 #define MMC_PROFILE_DVD_RW_RO 0x0013
328 #define MMC_PROFILE_DVD_RW_SR 0x0014
329 #define MMC_PROFILE_DVD_R_DL_SR 0x0015
330 #define MMC_PROFILE_DVD_R_DL_JR 0x0016
331 #define MMC_PROFILE_DVD_RW_DL 0x0017
332 #define MMC_PROFILE_DVD_DDR 0x0018
333 #define MMC_PROFILE_DVD_PLUS_RW 0x001A
334 #define MMC_PROFILE_DVD_PLUS_R 0x001B
335 #define MMC_PROFILE_DVD_PLUS_RW_DL 0x002A
336 #define MMC_PROFILE_DVD_PLUS_R_DL 0x002B
337 #define MMC_PROFILE_BD_ROM 0x0040
338 #define MMC_PROFILE_BD_R_SRM 0x0041
339 #define MMC_PROFILE_BD_R_RRM 0x0042
340 #define MMC_PROFILE_BD_RE 0x0043
341 #define MMC_PROFILE_HDDVD_ROM 0x0050
342 #define MMC_PROFILE_HDDVD_R 0x0051
343 #define MMC_PROFILE_HDDVD_RAM 0x0052
344 #define MMC_PROFILE_HDDVD_RW 0x0053
345 #define MMC_PROFILE_HDDVD_R_DL 0x0058
346 #define MMC_PROFILE_HDDVD_RW_DL 0x005A
347 #define MMC_PROFILE_INVALID 0xFFFF
348
349 #define ATAPI_INT_REASON_CD 0x01 /* 0 = data transfer */
350 #define ATAPI_INT_REASON_IO 0x02 /* 1 = transfer to the host */
351 #define ATAPI_INT_REASON_REL 0x04
352 #define ATAPI_INT_REASON_TAG 0xf8
353
354 /* same constants as bochs */
355 #define ASC_ILLEGAL_OPCODE 0x20
356 #define ASC_LOGICAL_BLOCK_OOR 0x21
357 #define ASC_INV_FIELD_IN_CMD_PACKET 0x24
358 #define ASC_MEDIUM_MAY_HAVE_CHANGED 0x28
359 #define ASC_INCOMPATIBLE_FORMAT 0x30
360 #define ASC_MEDIUM_NOT_PRESENT 0x3a
361 #define ASC_SAVING_PARAMETERS_NOT_SUPPORTED 0x39
362
363 #define CFA_NO_ERROR 0x00
364 #define CFA_MISC_ERROR 0x09
365 #define CFA_INVALID_COMMAND 0x20
366 #define CFA_INVALID_ADDRESS 0x21
367 #define CFA_ADDRESS_OVERFLOW 0x2f
368
369 #define SENSE_NONE 0
370 #define SENSE_NOT_READY 2
371 #define SENSE_ILLEGAL_REQUEST 5
372 #define SENSE_UNIT_ATTENTION 6
373
374 struct IDEState;
375
376 typedef void EndTransferFunc(struct IDEState *);
377
378 /* NOTE: IDEState represents in fact one drive */
379 typedef struct IDEState {
380 /* ide config */
381 int is_cdrom;
382 int is_cf;
383 int cylinders, heads, sectors;
384 int64_t nb_sectors;
385 int mult_sectors;
386 int identify_set;
387 uint16_t identify_data[256];
388 qemu_irq irq;
389 PCIDevice *pci_dev;
390 struct BMDMAState *bmdma;
391 int drive_serial;
392 char drive_serial_str[21];
393 /* ide regs */
394 uint8_t feature;
395 uint8_t error;
396 uint32_t nsector;
397 uint8_t sector;
398 uint8_t lcyl;
399 uint8_t hcyl;
400 /* other part of tf for lba48 support */
401 uint8_t hob_feature;
402 uint8_t hob_nsector;
403 uint8_t hob_sector;
404 uint8_t hob_lcyl;
405 uint8_t hob_hcyl;
406
407 uint8_t select;
408 uint8_t status;
409
410 /* 0x3f6 command, only meaningful for drive 0 */
411 uint8_t cmd;
412 /* set for lba48 access */
413 uint8_t lba48;
414 /* depends on bit 4 in select, only meaningful for drive 0 */
415 struct IDEState *cur_drive;
416 BlockDriverState *bs;
417 /* ATAPI specific */
418 uint8_t sense_key;
419 uint8_t asc;
420 int packet_transfer_size;
421 int elementary_transfer_size;
422 int io_buffer_index;
423 int lba;
424 int cd_sector_size;
425 int atapi_dma; /* true if dma is requested for the packet cmd */
426 /* ATA DMA state */
427 int io_buffer_size;
428 QEMUSGList sg;
429 /* PIO transfer handling */
430 int req_nb_sectors; /* number of sectors per interrupt */
431 EndTransferFunc *end_transfer_func;
432 uint8_t *data_ptr;
433 uint8_t *data_end;
434 uint8_t *io_buffer;
435 QEMUTimer *sector_write_timer; /* only used for win2k install hack */
436 uint32_t irq_count; /* counts IRQs when using win2k install hack */
437 /* CF-ATA extended error */
438 uint8_t ext_error;
439 /* CF-ATA metadata storage */
440 uint32_t mdata_size;
441 uint8_t *mdata_storage;
442 int media_changed;
443 /* for pmac */
444 int is_read;
445 } IDEState;
446
447 /* XXX: DVDs that could fit on a CD will be reported as a CD */
448 static inline int media_present(IDEState *s)
449 {
450 return (s->nb_sectors > 0);
451 }
452
453 static inline int media_is_dvd(IDEState *s)
454 {
455 return (media_present(s) && s->nb_sectors > CD_MAX_SECTORS);
456 }
457
458 static inline int media_is_cd(IDEState *s)
459 {
460 return (media_present(s) && s->nb_sectors <= CD_MAX_SECTORS);
461 }
462
463 #define BM_STATUS_DMAING 0x01
464 #define BM_STATUS_ERROR 0x02
465 #define BM_STATUS_INT 0x04
466 #define BM_STATUS_DMA_RETRY 0x08
467 #define BM_STATUS_PIO_RETRY 0x10
468
469 #define BM_CMD_START 0x01
470 #define BM_CMD_READ 0x08
471
472 #define IDE_TYPE_PIIX3 0
473 #define IDE_TYPE_CMD646 1
474 #define IDE_TYPE_PIIX4 2
475
476 /* CMD646 specific */
477 #define MRDMODE 0x71
478 #define MRDMODE_INTR_CH0 0x04
479 #define MRDMODE_INTR_CH1 0x08
480 #define MRDMODE_BLK_CH0 0x10
481 #define MRDMODE_BLK_CH1 0x20
482 #define UDIDETCR0 0x73
483 #define UDIDETCR1 0x7B
484
485 typedef struct BMDMAState {
486 uint8_t cmd;
487 uint8_t status;
488 uint32_t addr;
489
490 struct PCIIDEState *pci_dev;
491 /* current transfer state */
492 uint32_t cur_addr;
493 uint32_t cur_prd_last;
494 uint32_t cur_prd_addr;
495 uint32_t cur_prd_len;
496 IDEState *ide_if;
497 BlockDriverCompletionFunc *dma_cb;
498 BlockDriverAIOCB *aiocb;
499 int64_t sector_num;
500 uint32_t nsector;
501 } BMDMAState;
502
503 typedef struct PCIIDEState {
504 PCIDevice dev;
505 IDEState ide_if[4];
506 BMDMAState bmdma[2];
507 int type; /* see IDE_TYPE_xxx */
508 } PCIIDEState;
509
510 static void ide_dma_start(IDEState *s, BlockDriverCompletionFunc *dma_cb);
511 static void ide_dma_restart(IDEState *s);
512 static void ide_atapi_cmd_read_dma_cb(void *opaque, int ret);
513
514 static void padstr(char *str, const char *src, int len)
515 {
516 int i, v;
517 for(i = 0; i < len; i++) {
518 if (*src)
519 v = *src++;
520 else
521 v = ' ';
522 str[i^1] = v;
523 }
524 }
525
526 static void padstr8(uint8_t *buf, int buf_size, const char *src)
527 {
528 int i;
529 for(i = 0; i < buf_size; i++) {
530 if (*src)
531 buf[i] = *src++;
532 else
533 buf[i] = ' ';
534 }
535 }
536
537 static void put_le16(uint16_t *p, unsigned int v)
538 {
539 *p = cpu_to_le16(v);
540 }
541
542 static void ide_identify(IDEState *s)
543 {
544 uint16_t *p;
545 unsigned int oldsize;
546
547 if (s->identify_set) {
548 memcpy(s->io_buffer, s->identify_data, sizeof(s->identify_data));
549 return;
550 }
551
552 memset(s->io_buffer, 0, 512);
553 p = (uint16_t *)s->io_buffer;
554 put_le16(p + 0, 0x0040);
555 put_le16(p + 1, s->cylinders);
556 put_le16(p + 3, s->heads);
557 put_le16(p + 4, 512 * s->sectors); /* XXX: retired, remove ? */
558 put_le16(p + 5, 512); /* XXX: retired, remove ? */
559 put_le16(p + 6, s->sectors);
560 padstr((char *)(p + 10), s->drive_serial_str, 20); /* serial number */
561 put_le16(p + 20, 3); /* XXX: retired, remove ? */
562 put_le16(p + 21, 512); /* cache size in sectors */
563 put_le16(p + 22, 4); /* ecc bytes */
564 padstr((char *)(p + 23), QEMU_VERSION, 8); /* firmware version */
565 padstr((char *)(p + 27), "QEMU HARDDISK", 40); /* model */
566 #if MAX_MULT_SECTORS > 1
567 put_le16(p + 47, 0x8000 | MAX_MULT_SECTORS);
568 #endif
569 put_le16(p + 48, 1); /* dword I/O */
570 put_le16(p + 49, (1 << 11) | (1 << 9) | (1 << 8)); /* DMA and LBA supported */
571 put_le16(p + 51, 0x200); /* PIO transfer cycle */
572 put_le16(p + 52, 0x200); /* DMA transfer cycle */
573 put_le16(p + 53, 1 | (1 << 1) | (1 << 2)); /* words 54-58,64-70,88 are valid */
574 put_le16(p + 54, s->cylinders);
575 put_le16(p + 55, s->heads);
576 put_le16(p + 56, s->sectors);
577 oldsize = s->cylinders * s->heads * s->sectors;
578 put_le16(p + 57, oldsize);
579 put_le16(p + 58, oldsize >> 16);
580 if (s->mult_sectors)
581 put_le16(p + 59, 0x100 | s->mult_sectors);
582 put_le16(p + 60, s->nb_sectors);
583 put_le16(p + 61, s->nb_sectors >> 16);
584 put_le16(p + 62, 0x07); /* single word dma0-2 supported */
585 put_le16(p + 63, 0x07); /* mdma0-2 supported */
586 put_le16(p + 65, 120);
587 put_le16(p + 66, 120);
588 put_le16(p + 67, 120);
589 put_le16(p + 68, 120);
590 put_le16(p + 80, 0xf0); /* ata3 -> ata6 supported */
591 put_le16(p + 81, 0x16); /* conforms to ata5 */
592 put_le16(p + 82, (1 << 14));
593 /* 13=flush_cache_ext,12=flush_cache,10=lba48 */
594 put_le16(p + 83, (1 << 14) | (1 << 13) | (1 <<12) | (1 << 10));
595 put_le16(p + 84, (1 << 14));
596 put_le16(p + 85, (1 << 14));
597 /* 13=flush_cache_ext,12=flush_cache,10=lba48 */
598 put_le16(p + 86, (1 << 14) | (1 << 13) | (1 <<12) | (1 << 10));
599 put_le16(p + 87, (1 << 14));
600 put_le16(p + 88, 0x3f | (1 << 13)); /* udma5 set and supported */
601 put_le16(p + 93, 1 | (1 << 14) | 0x2000);
602 put_le16(p + 100, s->nb_sectors);
603 put_le16(p + 101, s->nb_sectors >> 16);
604 put_le16(p + 102, s->nb_sectors >> 32);
605 put_le16(p + 103, s->nb_sectors >> 48);
606
607 memcpy(s->identify_data, p, sizeof(s->identify_data));
608 s->identify_set = 1;
609 }
610
611 static void ide_atapi_identify(IDEState *s)
612 {
613 uint16_t *p;
614
615 if (s->identify_set) {
616 memcpy(s->io_buffer, s->identify_data, sizeof(s->identify_data));
617 return;
618 }
619
620 memset(s->io_buffer, 0, 512);
621 p = (uint16_t *)s->io_buffer;
622 /* Removable CDROM, 50us response, 12 byte packets */
623 put_le16(p + 0, (2 << 14) | (5 << 8) | (1 << 7) | (2 << 5) | (0 << 0));
624 padstr((char *)(p + 10), s->drive_serial_str, 20); /* serial number */
625 put_le16(p + 20, 3); /* buffer type */
626 put_le16(p + 21, 512); /* cache size in sectors */
627 put_le16(p + 22, 4); /* ecc bytes */
628 padstr((char *)(p + 23), QEMU_VERSION, 8); /* firmware version */
629 padstr((char *)(p + 27), "QEMU DVD-ROM", 40); /* model */
630 put_le16(p + 48, 1); /* dword I/O (XXX: should not be set on CDROM) */
631 #ifdef USE_DMA_CDROM
632 put_le16(p + 49, 1 << 9 | 1 << 8); /* DMA and LBA supported */
633 put_le16(p + 53, 7); /* words 64-70, 54-58, 88 valid */
634 put_le16(p + 62, 7); /* single word dma0-2 supported */
635 put_le16(p + 63, 7); /* mdma0-2 supported */
636 put_le16(p + 64, 0x3f); /* PIO modes supported */
637 #else
638 put_le16(p + 49, 1 << 9); /* LBA supported, no DMA */
639 put_le16(p + 53, 3); /* words 64-70, 54-58 valid */
640 put_le16(p + 63, 0x103); /* DMA modes XXX: may be incorrect */
641 put_le16(p + 64, 1); /* PIO modes */
642 #endif
643 put_le16(p + 65, 0xb4); /* minimum DMA multiword tx cycle time */
644 put_le16(p + 66, 0xb4); /* recommended DMA multiword tx cycle time */
645 put_le16(p + 67, 0x12c); /* minimum PIO cycle time without flow control */
646 put_le16(p + 68, 0xb4); /* minimum PIO cycle time with IORDY flow control */
647
648 put_le16(p + 71, 30); /* in ns */
649 put_le16(p + 72, 30); /* in ns */
650
651 put_le16(p + 80, 0x1e); /* support up to ATA/ATAPI-4 */
652 #ifdef USE_DMA_CDROM
653 put_le16(p + 88, 0x3f | (1 << 13)); /* udma5 set and supported */
654 #endif
655 memcpy(s->identify_data, p, sizeof(s->identify_data));
656 s->identify_set = 1;
657 }
658
659 static void ide_cfata_identify(IDEState *s)
660 {
661 uint16_t *p;
662 uint32_t cur_sec;
663
664 p = (uint16_t *) s->identify_data;
665 if (s->identify_set)
666 goto fill_buffer;
667
668 memset(p, 0, sizeof(s->identify_data));
669
670 cur_sec = s->cylinders * s->heads * s->sectors;
671
672 put_le16(p + 0, 0x848a); /* CF Storage Card signature */
673 put_le16(p + 1, s->cylinders); /* Default cylinders */
674 put_le16(p + 3, s->heads); /* Default heads */
675 put_le16(p + 6, s->sectors); /* Default sectors per track */
676 put_le16(p + 7, s->nb_sectors >> 16); /* Sectors per card */
677 put_le16(p + 8, s->nb_sectors); /* Sectors per card */
678 padstr((char *)(p + 10), s->drive_serial_str, 20); /* serial number */
679 put_le16(p + 22, 0x0004); /* ECC bytes */
680 padstr((char *) (p + 23), QEMU_VERSION, 8); /* Firmware Revision */
681 padstr((char *) (p + 27), "QEMU MICRODRIVE", 40);/* Model number */
682 #if MAX_MULT_SECTORS > 1
683 put_le16(p + 47, 0x8000 | MAX_MULT_SECTORS);
684 #else
685 put_le16(p + 47, 0x0000);
686 #endif
687 put_le16(p + 49, 0x0f00); /* Capabilities */
688 put_le16(p + 51, 0x0002); /* PIO cycle timing mode */
689 put_le16(p + 52, 0x0001); /* DMA cycle timing mode */
690 put_le16(p + 53, 0x0003); /* Translation params valid */
691 put_le16(p + 54, s->cylinders); /* Current cylinders */
692 put_le16(p + 55, s->heads); /* Current heads */
693 put_le16(p + 56, s->sectors); /* Current sectors */
694 put_le16(p + 57, cur_sec); /* Current capacity */
695 put_le16(p + 58, cur_sec >> 16); /* Current capacity */
696 if (s->mult_sectors) /* Multiple sector setting */
697 put_le16(p + 59, 0x100 | s->mult_sectors);
698 put_le16(p + 60, s->nb_sectors); /* Total LBA sectors */
699 put_le16(p + 61, s->nb_sectors >> 16); /* Total LBA sectors */
700 put_le16(p + 63, 0x0203); /* Multiword DMA capability */
701 put_le16(p + 64, 0x0001); /* Flow Control PIO support */
702 put_le16(p + 65, 0x0096); /* Min. Multiword DMA cycle */
703 put_le16(p + 66, 0x0096); /* Rec. Multiword DMA cycle */
704 put_le16(p + 68, 0x00b4); /* Min. PIO cycle time */
705 put_le16(p + 82, 0x400c); /* Command Set supported */
706 put_le16(p + 83, 0x7068); /* Command Set supported */
707 put_le16(p + 84, 0x4000); /* Features supported */
708 put_le16(p + 85, 0x000c); /* Command Set enabled */
709 put_le16(p + 86, 0x7044); /* Command Set enabled */
710 put_le16(p + 87, 0x4000); /* Features enabled */
711 put_le16(p + 91, 0x4060); /* Current APM level */
712 put_le16(p + 129, 0x0002); /* Current features option */
713 put_le16(p + 130, 0x0005); /* Reassigned sectors */
714 put_le16(p + 131, 0x0001); /* Initial power mode */
715 put_le16(p + 132, 0x0000); /* User signature */
716 put_le16(p + 160, 0x8100); /* Power requirement */
717 put_le16(p + 161, 0x8001); /* CF command set */
718
719 s->identify_set = 1;
720
721 fill_buffer:
722 memcpy(s->io_buffer, p, sizeof(s->identify_data));
723 }
724
725 static void ide_set_signature(IDEState *s)
726 {
727 s->select &= 0xf0; /* clear head */
728 /* put signature */
729 s->nsector = 1;
730 s->sector = 1;
731 if (s->is_cdrom) {
732 s->lcyl = 0x14;
733 s->hcyl = 0xeb;
734 } else if (s->bs) {
735 s->lcyl = 0;
736 s->hcyl = 0;
737 } else {
738 s->lcyl = 0xff;
739 s->hcyl = 0xff;
740 }
741 }
742
743 static inline void ide_abort_command(IDEState *s)
744 {
745 s->status = READY_STAT | ERR_STAT;
746 s->error = ABRT_ERR;
747 }
748
749 static inline void ide_dma_submit_check(IDEState *s,
750 BlockDriverCompletionFunc *dma_cb, BMDMAState *bm)
751 {
752 if (bm->aiocb)
753 return;
754 dma_cb(bm, -1);
755 }
756
757 static inline void ide_set_irq(IDEState *s)
758 {
759 BMDMAState *bm = s->bmdma;
760 if (!(s->cmd & IDE_CMD_DISABLE_IRQ)) {
761 if (bm) {
762 bm->status |= BM_STATUS_INT;
763 }
764 qemu_irq_raise(s->irq);
765 }
766 }
767
768 /* prepare data transfer and tell what to do after */
769 static void ide_transfer_start(IDEState *s, uint8_t *buf, int size,
770 EndTransferFunc *end_transfer_func)
771 {
772 s->end_transfer_func = end_transfer_func;
773 s->data_ptr = buf;
774 s->data_end = buf + size;
775 if (!(s->status & ERR_STAT))
776 s->status |= DRQ_STAT;
777 }
778
779 static void ide_transfer_stop(IDEState *s)
780 {
781 s->end_transfer_func = ide_transfer_stop;
782 s->data_ptr = s->io_buffer;
783 s->data_end = s->io_buffer;
784 s->status &= ~DRQ_STAT;
785 }
786
787 static int64_t ide_get_sector(IDEState *s)
788 {
789 int64_t sector_num;
790 if (s->select & 0x40) {
791 /* lba */
792 if (!s->lba48) {
793 sector_num = ((s->select & 0x0f) << 24) | (s->hcyl << 16) |
794 (s->lcyl << 8) | s->sector;
795 } else {
796 sector_num = ((int64_t)s->hob_hcyl << 40) |
797 ((int64_t) s->hob_lcyl << 32) |
798 ((int64_t) s->hob_sector << 24) |
799 ((int64_t) s->hcyl << 16) |
800 ((int64_t) s->lcyl << 8) | s->sector;
801 }
802 } else {
803 sector_num = ((s->hcyl << 8) | s->lcyl) * s->heads * s->sectors +
804 (s->select & 0x0f) * s->sectors + (s->sector - 1);
805 }
806 return sector_num;
807 }
808
809 static void ide_set_sector(IDEState *s, int64_t sector_num)
810 {
811 unsigned int cyl, r;
812 if (s->select & 0x40) {
813 if (!s->lba48) {
814 s->select = (s->select & 0xf0) | (sector_num >> 24);
815 s->hcyl = (sector_num >> 16);
816 s->lcyl = (sector_num >> 8);
817 s->sector = (sector_num);
818 } else {
819 s->sector = sector_num;
820 s->lcyl = sector_num >> 8;
821 s->hcyl = sector_num >> 16;
822 s->hob_sector = sector_num >> 24;
823 s->hob_lcyl = sector_num >> 32;
824 s->hob_hcyl = sector_num >> 40;
825 }
826 } else {
827 cyl = sector_num / (s->heads * s->sectors);
828 r = sector_num % (s->heads * s->sectors);
829 s->hcyl = cyl >> 8;
830 s->lcyl = cyl;
831 s->select = (s->select & 0xf0) | ((r / s->sectors) & 0x0f);
832 s->sector = (r % s->sectors) + 1;
833 }
834 }
835
836 static void ide_rw_error(IDEState *s) {
837 ide_abort_command(s);
838 ide_set_irq(s);
839 }
840
841 static void ide_sector_read(IDEState *s)
842 {
843 int64_t sector_num;
844 int ret, n;
845
846 s->status = READY_STAT | SEEK_STAT;
847 s->error = 0; /* not needed by IDE spec, but needed by Windows */
848 sector_num = ide_get_sector(s);
849 n = s->nsector;
850 if (n == 0) {
851 /* no more sector to read from disk */
852 ide_transfer_stop(s);
853 } else {
854 #if defined(DEBUG_IDE)
855 printf("read sector=%" PRId64 "\n", sector_num);
856 #endif
857 if (n > s->req_nb_sectors)
858 n = s->req_nb_sectors;
859 ret = bdrv_read(s->bs, sector_num, s->io_buffer, n);
860 if (ret != 0) {
861 ide_rw_error(s);
862 return;
863 }
864 ide_transfer_start(s, s->io_buffer, 512 * n, ide_sector_read);
865 ide_set_irq(s);
866 ide_set_sector(s, sector_num + n);
867 s->nsector -= n;
868 }
869 }
870
871
872 /* return 0 if buffer completed */
873 static int dma_buf_prepare(BMDMAState *bm, int is_write)
874 {
875 IDEState *s = bm->ide_if;
876 struct {
877 uint32_t addr;
878 uint32_t size;
879 } prd;
880 int l, len;
881
882 qemu_sglist_init(&s->sg, s->nsector / (TARGET_PAGE_SIZE/512) + 1);
883 s->io_buffer_size = 0;
884 for(;;) {
885 if (bm->cur_prd_len == 0) {
886 /* end of table (with a fail safe of one page) */
887 if (bm->cur_prd_last ||
888 (bm->cur_addr - bm->addr) >= 4096)
889 return s->io_buffer_size != 0;
890 cpu_physical_memory_read(bm->cur_addr, (uint8_t *)&prd, 8);
891 bm->cur_addr += 8;
892 prd.addr = le32_to_cpu(prd.addr);
893 prd.size = le32_to_cpu(prd.size);
894 len = prd.size & 0xfffe;
895 if (len == 0)
896 len = 0x10000;
897 bm->cur_prd_len = len;
898 bm->cur_prd_addr = prd.addr;
899 bm->cur_prd_last = (prd.size & 0x80000000);
900 }
901 l = bm->cur_prd_len;
902 if (l > 0) {
903 qemu_sglist_add(&s->sg, bm->cur_prd_addr, l);
904 bm->cur_prd_addr += l;
905 bm->cur_prd_len -= l;
906 s->io_buffer_size += l;
907 }
908 }
909 return 1;
910 }
911
912 static void dma_buf_commit(IDEState *s, int is_write)
913 {
914 qemu_sglist_destroy(&s->sg);
915 }
916
917 static void ide_dma_error(IDEState *s)
918 {
919 ide_transfer_stop(s);
920 s->error = ABRT_ERR;
921 s->status = READY_STAT | ERR_STAT;
922 ide_set_irq(s);
923 }
924
925 static int ide_handle_write_error(IDEState *s, int error, int op)
926 {
927 BlockInterfaceErrorAction action = drive_get_onerror(s->bs);
928
929 if (action == BLOCK_ERR_IGNORE)
930 return 0;
931
932 if ((error == ENOSPC && action == BLOCK_ERR_STOP_ENOSPC)
933 || action == BLOCK_ERR_STOP_ANY) {
934 s->bmdma->ide_if = s;
935 s->bmdma->status |= op;
936 vm_stop(0);
937 } else {
938 if (op == BM_STATUS_DMA_RETRY) {
939 dma_buf_commit(s, 0);
940 ide_dma_error(s);
941 } else {
942 ide_rw_error(s);
943 }
944 }
945
946 return 1;
947 }
948
949 /* return 0 if buffer completed */
950 static int dma_buf_rw(BMDMAState *bm, int is_write)
951 {
952 IDEState *s = bm->ide_if;
953 struct {
954 uint32_t addr;
955 uint32_t size;
956 } prd;
957 int l, len;
958
959 for(;;) {
960 l = s->io_buffer_size - s->io_buffer_index;
961 if (l <= 0)
962 break;
963 if (bm->cur_prd_len == 0) {
964 /* end of table (with a fail safe of one page) */
965 if (bm->cur_prd_last ||
966 (bm->cur_addr - bm->addr) >= 4096)
967 return 0;
968 cpu_physical_memory_read(bm->cur_addr, (uint8_t *)&prd, 8);
969 bm->cur_addr += 8;
970 prd.addr = le32_to_cpu(prd.addr);
971 prd.size = le32_to_cpu(prd.size);
972 len = prd.size & 0xfffe;
973 if (len == 0)
974 len = 0x10000;
975 bm->cur_prd_len = len;
976 bm->cur_prd_addr = prd.addr;
977 bm->cur_prd_last = (prd.size & 0x80000000);
978 }
979 if (l > bm->cur_prd_len)
980 l = bm->cur_prd_len;
981 if (l > 0) {
982 if (is_write) {
983 cpu_physical_memory_write(bm->cur_prd_addr,
984 s->io_buffer + s->io_buffer_index, l);
985 } else {
986 cpu_physical_memory_read(bm->cur_prd_addr,
987 s->io_buffer + s->io_buffer_index, l);
988 }
989 bm->cur_prd_addr += l;
990 bm->cur_prd_len -= l;
991 s->io_buffer_index += l;
992 }
993 }
994 return 1;
995 }
996
997 static void ide_read_dma_cb(void *opaque, int ret)
998 {
999 BMDMAState *bm = opaque;
1000 IDEState *s = bm->ide_if;
1001 int n;
1002 int64_t sector_num;
1003
1004 if (ret < 0) {
1005 dma_buf_commit(s, 1);
1006 ide_dma_error(s);
1007 return;
1008 }
1009
1010 n = s->io_buffer_size >> 9;
1011 sector_num = ide_get_sector(s);
1012 if (n > 0) {
1013 dma_buf_commit(s, 1);
1014 sector_num += n;
1015 ide_set_sector(s, sector_num);
1016 s->nsector -= n;
1017 }
1018
1019 /* end of transfer ? */
1020 if (s->nsector == 0) {
1021 s->status = READY_STAT | SEEK_STAT;
1022 ide_set_irq(s);
1023 eot:
1024 bm->status &= ~BM_STATUS_DMAING;
1025 bm->status |= BM_STATUS_INT;
1026 bm->dma_cb = NULL;
1027 bm->ide_if = NULL;
1028 bm->aiocb = NULL;
1029 return;
1030 }
1031
1032 /* launch next transfer */
1033 n = s->nsector;
1034 s->io_buffer_index = 0;
1035 s->io_buffer_size = n * 512;
1036 if (dma_buf_prepare(bm, 1) == 0)
1037 goto eot;
1038 #ifdef DEBUG_AIO
1039 printf("aio_read: sector_num=%" PRId64 " n=%d\n", sector_num, n);
1040 #endif
1041 bm->aiocb = dma_bdrv_read(s->bs, &s->sg, sector_num, ide_read_dma_cb, bm);
1042 ide_dma_submit_check(s, ide_read_dma_cb, bm);
1043 }
1044
1045 static void ide_sector_read_dma(IDEState *s)
1046 {
1047 s->status = READY_STAT | SEEK_STAT | DRQ_STAT | BUSY_STAT;
1048 s->io_buffer_index = 0;
1049 s->io_buffer_size = 0;
1050 s->is_read = 1;
1051 ide_dma_start(s, ide_read_dma_cb);
1052 }
1053
1054 static void ide_sector_write_timer_cb(void *opaque)
1055 {
1056 IDEState *s = opaque;
1057 ide_set_irq(s);
1058 }
1059
1060 static void ide_sector_write(IDEState *s)
1061 {
1062 int64_t sector_num;
1063 int ret, n, n1;
1064
1065 s->status = READY_STAT | SEEK_STAT;
1066 sector_num = ide_get_sector(s);
1067 #if defined(DEBUG_IDE)
1068 printf("write sector=%" PRId64 "\n", sector_num);
1069 #endif
1070 n = s->nsector;
1071 if (n > s->req_nb_sectors)
1072 n = s->req_nb_sectors;
1073 ret = bdrv_write(s->bs, sector_num, s->io_buffer, n);
1074
1075 if (ret != 0) {
1076 if (ide_handle_write_error(s, -ret, BM_STATUS_PIO_RETRY))
1077 return;
1078 }
1079
1080 s->nsector -= n;
1081 if (s->nsector == 0) {
1082 /* no more sectors to write */
1083 ide_transfer_stop(s);
1084 } else {
1085 n1 = s->nsector;
1086 if (n1 > s->req_nb_sectors)
1087 n1 = s->req_nb_sectors;
1088 ide_transfer_start(s, s->io_buffer, 512 * n1, ide_sector_write);
1089 }
1090 ide_set_sector(s, sector_num + n);
1091
1092 #ifdef TARGET_I386
1093 if (win2k_install_hack && ((++s->irq_count % 16) == 0)) {
1094 /* It seems there is a bug in the Windows 2000 installer HDD
1095 IDE driver which fills the disk with empty logs when the
1096 IDE write IRQ comes too early. This hack tries to correct
1097 that at the expense of slower write performances. Use this
1098 option _only_ to install Windows 2000. You must disable it
1099 for normal use. */
1100 qemu_mod_timer(s->sector_write_timer,
1101 qemu_get_clock(vm_clock) + (ticks_per_sec / 1000));
1102 } else
1103 #endif
1104 {
1105 ide_set_irq(s);
1106 }
1107 }
1108
1109 static void ide_dma_restart_cb(void *opaque, int running, int reason)
1110 {
1111 BMDMAState *bm = opaque;
1112 if (!running)
1113 return;
1114 if (bm->status & BM_STATUS_DMA_RETRY) {
1115 bm->status &= ~BM_STATUS_DMA_RETRY;
1116 ide_dma_restart(bm->ide_if);
1117 } else if (bm->status & BM_STATUS_PIO_RETRY) {
1118 bm->status &= ~BM_STATUS_PIO_RETRY;
1119 ide_sector_write(bm->ide_if);
1120 }
1121 }
1122
1123 static void ide_write_dma_cb(void *opaque, int ret)
1124 {
1125 BMDMAState *bm = opaque;
1126 IDEState *s = bm->ide_if;
1127 int n;
1128 int64_t sector_num;
1129
1130 if (ret < 0) {
1131 if (ide_handle_write_error(s, -ret, BM_STATUS_DMA_RETRY))
1132 return;
1133 }
1134
1135 n = s->io_buffer_size >> 9;
1136 sector_num = ide_get_sector(s);
1137 if (n > 0) {
1138 dma_buf_commit(s, 0);
1139 sector_num += n;
1140 ide_set_sector(s, sector_num);
1141 s->nsector -= n;
1142 }
1143
1144 /* end of transfer ? */
1145 if (s->nsector == 0) {
1146 s->status = READY_STAT | SEEK_STAT;
1147 ide_set_irq(s);
1148 eot:
1149 bm->status &= ~BM_STATUS_DMAING;
1150 bm->status |= BM_STATUS_INT;
1151 bm->dma_cb = NULL;
1152 bm->ide_if = NULL;
1153 bm->aiocb = NULL;
1154 return;
1155 }
1156
1157 n = s->nsector;
1158 s->io_buffer_size = n * 512;
1159 /* launch next transfer */
1160 if (dma_buf_prepare(bm, 0) == 0)
1161 goto eot;
1162 #ifdef DEBUG_AIO
1163 printf("aio_write: sector_num=%" PRId64 " n=%d\n", sector_num, n);
1164 #endif
1165 bm->aiocb = dma_bdrv_write(s->bs, &s->sg, sector_num, ide_write_dma_cb, bm);
1166 ide_dma_submit_check(s, ide_write_dma_cb, bm);
1167 }
1168
1169 static void ide_sector_write_dma(IDEState *s)
1170 {
1171 s->status = READY_STAT | SEEK_STAT | DRQ_STAT | BUSY_STAT;
1172 s->io_buffer_index = 0;
1173 s->io_buffer_size = 0;
1174 s->is_read = 0;
1175 ide_dma_start(s, ide_write_dma_cb);
1176 }
1177
1178 static void ide_atapi_cmd_ok(IDEState *s)
1179 {
1180 s->error = 0;
1181 s->status = READY_STAT | SEEK_STAT;
1182 s->nsector = (s->nsector & ~7) | ATAPI_INT_REASON_IO | ATAPI_INT_REASON_CD;
1183 ide_set_irq(s);
1184 }
1185
1186 static void ide_atapi_cmd_error(IDEState *s, int sense_key, int asc)
1187 {
1188 #ifdef DEBUG_IDE_ATAPI
1189 printf("atapi_cmd_error: sense=0x%x asc=0x%x\n", sense_key, asc);
1190 #endif
1191 s->error = sense_key << 4;
1192 s->status = READY_STAT | ERR_STAT;
1193 s->nsector = (s->nsector & ~7) | ATAPI_INT_REASON_IO | ATAPI_INT_REASON_CD;
1194 s->sense_key = sense_key;
1195 s->asc = asc;
1196 ide_set_irq(s);
1197 }
1198
1199 static void ide_atapi_cmd_check_status(IDEState *s)
1200 {
1201 #ifdef DEBUG_IDE_ATAPI
1202 printf("atapi_cmd_check_status\n");
1203 #endif
1204 s->error = MC_ERR | (SENSE_UNIT_ATTENTION << 4);
1205 s->status = ERR_STAT;
1206 s->nsector = 0;
1207 ide_set_irq(s);
1208 }
1209
1210 static inline void cpu_to_ube16(uint8_t *buf, int val)
1211 {
1212 buf[0] = val >> 8;
1213 buf[1] = val;
1214 }
1215
1216 static inline void cpu_to_ube32(uint8_t *buf, unsigned int val)
1217 {
1218 buf[0] = val >> 24;
1219 buf[1] = val >> 16;
1220 buf[2] = val >> 8;
1221 buf[3] = val;
1222 }
1223
1224 static inline int ube16_to_cpu(const uint8_t *buf)
1225 {
1226 return (buf[0] << 8) | buf[1];
1227 }
1228
1229 static inline int ube32_to_cpu(const uint8_t *buf)
1230 {
1231 return (buf[0] << 24) | (buf[1] << 16) | (buf[2] << 8) | buf[3];
1232 }
1233
1234 static void lba_to_msf(uint8_t *buf, int lba)
1235 {
1236 lba += 150;
1237 buf[0] = (lba / 75) / 60;
1238 buf[1] = (lba / 75) % 60;
1239 buf[2] = lba % 75;
1240 }
1241
1242 static void cd_data_to_raw(uint8_t *buf, int lba)
1243 {
1244 /* sync bytes */
1245 buf[0] = 0x00;
1246 memset(buf + 1, 0xff, 10);
1247 buf[11] = 0x00;
1248 buf += 12;
1249 /* MSF */
1250 lba_to_msf(buf, lba);
1251 buf[3] = 0x01; /* mode 1 data */
1252 buf += 4;
1253 /* data */
1254 buf += 2048;
1255 /* XXX: ECC not computed */
1256 memset(buf, 0, 288);
1257 }
1258
1259 static int cd_read_sector(BlockDriverState *bs, int lba, uint8_t *buf,
1260 int sector_size)
1261 {
1262 int ret;
1263
1264 switch(sector_size) {
1265 case 2048:
1266 ret = bdrv_read(bs, (int64_t)lba << 2, buf, 4);
1267 break;
1268 case 2352:
1269 ret = bdrv_read(bs, (int64_t)lba << 2, buf + 16, 4);
1270 if (ret < 0)
1271 return ret;
1272 cd_data_to_raw(buf, lba);
1273 break;
1274 default:
1275 ret = -EIO;
1276 break;
1277 }
1278 return ret;
1279 }
1280
1281 static void ide_atapi_io_error(IDEState *s, int ret)
1282 {
1283 /* XXX: handle more errors */
1284 if (ret == -ENOMEDIUM) {
1285 ide_atapi_cmd_error(s, SENSE_NOT_READY,
1286 ASC_MEDIUM_NOT_PRESENT);
1287 } else {
1288 ide_atapi_cmd_error(s, SENSE_ILLEGAL_REQUEST,
1289 ASC_LOGICAL_BLOCK_OOR);
1290 }
1291 }
1292
1293 /* The whole ATAPI transfer logic is handled in this function */
1294 static void ide_atapi_cmd_reply_end(IDEState *s)
1295 {
1296 int byte_count_limit, size, ret;
1297 #ifdef DEBUG_IDE_ATAPI
1298 printf("reply: tx_size=%d elem_tx_size=%d index=%d\n",
1299 s->packet_transfer_size,
1300 s->elementary_transfer_size,
1301 s->io_buffer_index);
1302 #endif
1303 if (s->packet_transfer_size <= 0) {
1304 /* end of transfer */
1305 ide_transfer_stop(s);
1306 s->status = READY_STAT | SEEK_STAT;
1307 s->nsector = (s->nsector & ~7) | ATAPI_INT_REASON_IO | ATAPI_INT_REASON_CD;
1308 ide_set_irq(s);
1309 #ifdef DEBUG_IDE_ATAPI
1310 printf("status=0x%x\n", s->status);
1311 #endif
1312 } else {
1313 /* see if a new sector must be read */
1314 if (s->lba != -1 && s->io_buffer_index >= s->cd_sector_size) {
1315 ret = cd_read_sector(s->bs, s->lba, s->io_buffer, s->cd_sector_size);
1316 if (ret < 0) {
1317 ide_transfer_stop(s);
1318 ide_atapi_io_error(s, ret);
1319 return;
1320 }
1321 s->lba++;
1322 s->io_buffer_index = 0;
1323 }
1324 if (s->elementary_transfer_size > 0) {
1325 /* there are some data left to transmit in this elementary
1326 transfer */
1327 size = s->cd_sector_size - s->io_buffer_index;
1328 if (size > s->elementary_transfer_size)
1329 size = s->elementary_transfer_size;
1330 ide_transfer_start(s, s->io_buffer + s->io_buffer_index,
1331 size, ide_atapi_cmd_reply_end);
1332 s->packet_transfer_size -= size;
1333 s->elementary_transfer_size -= size;
1334 s->io_buffer_index += size;
1335 } else {
1336 /* a new transfer is needed */
1337 s->nsector = (s->nsector & ~7) | ATAPI_INT_REASON_IO;
1338 byte_count_limit = s->lcyl | (s->hcyl << 8);
1339 #ifdef DEBUG_IDE_ATAPI
1340 printf("byte_count_limit=%d\n", byte_count_limit);
1341 #endif
1342 if (byte_count_limit == 0xffff)
1343 byte_count_limit--;
1344 size = s->packet_transfer_size;
1345 if (size > byte_count_limit) {
1346 /* byte count limit must be even if this case */
1347 if (byte_count_limit & 1)
1348 byte_count_limit--;
1349 size = byte_count_limit;
1350 }
1351 s->lcyl = size;
1352 s->hcyl = size >> 8;
1353 s->elementary_transfer_size = size;
1354 /* we cannot transmit more than one sector at a time */
1355 if (s->lba != -1) {
1356 if (size > (s->cd_sector_size - s->io_buffer_index))
1357 size = (s->cd_sector_size - s->io_buffer_index);
1358 }
1359 ide_transfer_start(s, s->io_buffer + s->io_buffer_index,
1360 size, ide_atapi_cmd_reply_end);
1361 s->packet_transfer_size -= size;
1362 s->elementary_transfer_size -= size;
1363 s->io_buffer_index += size;
1364 ide_set_irq(s);
1365 #ifdef DEBUG_IDE_ATAPI
1366 printf("status=0x%x\n", s->status);
1367 #endif
1368 }
1369 }
1370 }
1371
1372 /* send a reply of 'size' bytes in s->io_buffer to an ATAPI command */
1373 static void ide_atapi_cmd_reply(IDEState *s, int size, int max_size)
1374 {
1375 if (size > max_size)
1376 size = max_size;
1377 s->lba = -1; /* no sector read */
1378 s->packet_transfer_size = size;
1379 s->io_buffer_size = size; /* dma: send the reply data as one chunk */
1380 s->elementary_transfer_size = 0;
1381 s->io_buffer_index = 0;
1382
1383 if (s->atapi_dma) {
1384 s->status = READY_STAT | SEEK_STAT | DRQ_STAT;
1385 ide_dma_start(s, ide_atapi_cmd_read_dma_cb);
1386 } else {
1387 s->status = READY_STAT | SEEK_STAT;
1388 ide_atapi_cmd_reply_end(s);
1389 }
1390 }
1391
1392 /* start a CD-CDROM read command */
1393 static void ide_atapi_cmd_read_pio(IDEState *s, int lba, int nb_sectors,
1394 int sector_size)
1395 {
1396 s->lba = lba;
1397 s->packet_transfer_size = nb_sectors * sector_size;
1398 s->elementary_transfer_size = 0;
1399 s->io_buffer_index = sector_size;
1400 s->cd_sector_size = sector_size;
1401
1402 s->status = READY_STAT | SEEK_STAT;
1403 ide_atapi_cmd_reply_end(s);
1404 }
1405
1406 /* ATAPI DMA support */
1407
1408 /* XXX: handle read errors */
1409 static void ide_atapi_cmd_read_dma_cb(void *opaque, int ret)
1410 {
1411 BMDMAState *bm = opaque;
1412 IDEState *s = bm->ide_if;
1413 int data_offset, n;
1414
1415 if (ret < 0) {
1416 ide_atapi_io_error(s, ret);
1417 goto eot;
1418 }
1419
1420 if (s->io_buffer_size > 0) {
1421 /*
1422 * For a cdrom read sector command (s->lba != -1),
1423 * adjust the lba for the next s->io_buffer_size chunk
1424 * and dma the current chunk.
1425 * For a command != read (s->lba == -1), just transfer
1426 * the reply data.
1427 */
1428 if (s->lba != -1) {
1429 if (s->cd_sector_size == 2352) {
1430 n = 1;
1431 cd_data_to_raw(s->io_buffer, s->lba);
1432 } else {
1433 n = s->io_buffer_size >> 11;
1434 }
1435 s->lba += n;
1436 }
1437 s->packet_transfer_size -= s->io_buffer_size;
1438 if (dma_buf_rw(bm, 1) == 0)
1439 goto eot;
1440 }
1441
1442 if (s->packet_transfer_size <= 0) {
1443 s->status = READY_STAT | SEEK_STAT;
1444 s->nsector = (s->nsector & ~7) | ATAPI_INT_REASON_IO | ATAPI_INT_REASON_CD;
1445 ide_set_irq(s);
1446 eot:
1447 bm->status &= ~BM_STATUS_DMAING;
1448 bm->status |= BM_STATUS_INT;
1449 bm->dma_cb = NULL;
1450 bm->ide_if = NULL;
1451 bm->aiocb = NULL;
1452 return;
1453 }
1454
1455 s->io_buffer_index = 0;
1456 if (s->cd_sector_size == 2352) {
1457 n = 1;
1458 s->io_buffer_size = s->cd_sector_size;
1459 data_offset = 16;
1460 } else {
1461 n = s->packet_transfer_size >> 11;
1462 if (n > (IDE_DMA_BUF_SECTORS / 4))
1463 n = (IDE_DMA_BUF_SECTORS / 4);
1464 s->io_buffer_size = n * 2048;
1465 data_offset = 0;
1466 }
1467 #ifdef DEBUG_AIO
1468 printf("aio_read_cd: lba=%u n=%d\n", s->lba, n);
1469 #endif
1470 bm->aiocb = bdrv_aio_read(s->bs, (int64_t)s->lba << 2,
1471 s->io_buffer + data_offset, n * 4,
1472 ide_atapi_cmd_read_dma_cb, bm);
1473 if (!bm->aiocb) {
1474 /* Note: media not present is the most likely case */
1475 ide_atapi_cmd_error(s, SENSE_NOT_READY,
1476 ASC_MEDIUM_NOT_PRESENT);
1477 goto eot;
1478 }
1479 }
1480
1481 /* start a CD-CDROM read command with DMA */
1482 /* XXX: test if DMA is available */
1483 static void ide_atapi_cmd_read_dma(IDEState *s, int lba, int nb_sectors,
1484 int sector_size)
1485 {
1486 s->lba = lba;
1487 s->packet_transfer_size = nb_sectors * sector_size;
1488 s->io_buffer_index = 0;
1489 s->io_buffer_size = 0;
1490 s->cd_sector_size = sector_size;
1491
1492 /* XXX: check if BUSY_STAT should be set */
1493 s->status = READY_STAT | SEEK_STAT | DRQ_STAT | BUSY_STAT;
1494 ide_dma_start(s, ide_atapi_cmd_read_dma_cb);
1495 }
1496
1497 static void ide_atapi_cmd_read(IDEState *s, int lba, int nb_sectors,
1498 int sector_size)
1499 {
1500 #ifdef DEBUG_IDE_ATAPI
1501 printf("read %s: LBA=%d nb_sectors=%d\n", s->atapi_dma ? "dma" : "pio",
1502 lba, nb_sectors);
1503 #endif
1504 if (s->atapi_dma) {
1505 ide_atapi_cmd_read_dma(s, lba, nb_sectors, sector_size);
1506 } else {
1507 ide_atapi_cmd_read_pio(s, lba, nb_sectors, sector_size);
1508 }
1509 }
1510
1511 static inline uint8_t ide_atapi_set_profile(uint8_t *buf, uint8_t *index,
1512 uint16_t profile)
1513 {
1514 uint8_t *buf_profile = buf + 12; /* start of profiles */
1515
1516 buf_profile += ((*index) * 4); /* start of indexed profile */
1517 cpu_to_ube16 (buf_profile, profile);
1518 buf_profile[2] = ((buf_profile[0] == buf[6]) && (buf_profile[1] == buf[7]));
1519
1520 /* each profile adds 4 bytes to the response */
1521 (*index)++;
1522 buf[11] += 4; /* Additional Length */
1523
1524 return 4;
1525 }
1526
1527 static int ide_dvd_read_structure(IDEState *s, int format,
1528 const uint8_t *packet, uint8_t *buf)
1529 {
1530 switch (format) {
1531 case 0x0: /* Physical format information */
1532 {
1533 int layer = packet[6];
1534 uint64_t total_sectors;
1535
1536 if (layer != 0)
1537 return -ASC_INV_FIELD_IN_CMD_PACKET;
1538
1539 bdrv_get_geometry(s->bs, &total_sectors);
1540 total_sectors >>= 2;
1541 if (total_sectors == 0)
1542 return -ASC_MEDIUM_NOT_PRESENT;
1543
1544 buf[4] = 1; /* DVD-ROM, part version 1 */
1545 buf[5] = 0xf; /* 120mm disc, minimum rate unspecified */
1546 buf[6] = 1; /* one layer, read-only (per MMC-2 spec) */
1547 buf[7] = 0; /* default densities */
1548
1549 /* FIXME: 0x30000 per spec? */
1550 cpu_to_ube32(buf + 8, 0); /* start sector */
1551 cpu_to_ube32(buf + 12, total_sectors - 1); /* end sector */
1552 cpu_to_ube32(buf + 16, total_sectors - 1); /* l0 end sector */
1553
1554 /* Size of buffer, not including 2 byte size field */
1555 cpu_to_be16wu((uint16_t *)buf, 2048 + 2);
1556
1557 /* 2k data + 4 byte header */
1558 return (2048 + 4);
1559 }
1560
1561 case 0x01: /* DVD copyright information */
1562 buf[4] = 0; /* no copyright data */
1563 buf[5] = 0; /* no region restrictions */
1564
1565 /* Size of buffer, not including 2 byte size field */
1566 cpu_to_be16wu((uint16_t *)buf, 4 + 2);
1567
1568 /* 4 byte header + 4 byte data */
1569 return (4 + 4);
1570
1571 case 0x03: /* BCA information - invalid field for no BCA info */
1572 return -ASC_INV_FIELD_IN_CMD_PACKET;
1573
1574 case 0x04: /* DVD disc manufacturing information */
1575 /* Size of buffer, not including 2 byte size field */
1576 cpu_to_be16wu((uint16_t *)buf, 2048 + 2);
1577
1578 /* 2k data + 4 byte header */
1579 return (2048 + 4);
1580
1581 case 0xff:
1582 /*
1583 * This lists all the command capabilities above. Add new ones
1584 * in order and update the length and buffer return values.
1585 */
1586
1587 buf[4] = 0x00; /* Physical format */
1588 buf[5] = 0x40; /* Not writable, is readable */
1589 cpu_to_be16wu((uint16_t *)(buf + 6), 2048 + 4);
1590
1591 buf[8] = 0x01; /* Copyright info */
1592 buf[9] = 0x40; /* Not writable, is readable */
1593 cpu_to_be16wu((uint16_t *)(buf + 10), 4 + 4);
1594
1595 buf[12] = 0x03; /* BCA info */
1596 buf[13] = 0x40; /* Not writable, is readable */
1597 cpu_to_be16wu((uint16_t *)(buf + 14), 188 + 4);
1598
1599 buf[16] = 0x04; /* Manufacturing info */
1600 buf[17] = 0x40; /* Not writable, is readable */
1601 cpu_to_be16wu((uint16_t *)(buf + 18), 2048 + 4);
1602
1603 /* Size of buffer, not including 2 byte size field */
1604 cpu_to_be16wu((uint16_t *)buf, 16 + 2);
1605
1606 /* data written + 4 byte header */
1607 return (16 + 4);
1608
1609 default: /* TODO: formats beyond DVD-ROM requires */
1610 return -ASC_INV_FIELD_IN_CMD_PACKET;
1611 }
1612 }
1613
1614 static void ide_atapi_cmd(IDEState *s)
1615 {
1616 const uint8_t *packet;
1617 uint8_t *buf;
1618 int max_len;
1619
1620 packet = s->io_buffer;
1621 buf = s->io_buffer;
1622 #ifdef DEBUG_IDE_ATAPI
1623 {
1624 int i;
1625 printf("ATAPI limit=0x%x packet:", s->lcyl | (s->hcyl << 8));
1626 for(i = 0; i < ATAPI_PACKET_SIZE; i++) {
1627 printf(" %02x", packet[i]);
1628 }
1629 printf("\n");
1630 }
1631 #endif
1632 /* If there's a UNIT_ATTENTION condition pending, only
1633 REQUEST_SENSE and INQUIRY commands are allowed to complete. */
1634 if (s->sense_key == SENSE_UNIT_ATTENTION &&
1635 s->io_buffer[0] != GPCMD_REQUEST_SENSE &&
1636 s->io_buffer[0] != GPCMD_INQUIRY) {
1637 ide_atapi_cmd_check_status(s);
1638 return;
1639 }
1640 switch(s->io_buffer[0]) {
1641 case GPCMD_TEST_UNIT_READY:
1642 if (bdrv_is_inserted(s->bs)) {
1643 ide_atapi_cmd_ok(s);
1644 } else {
1645 ide_atapi_cmd_error(s, SENSE_NOT_READY,
1646 ASC_MEDIUM_NOT_PRESENT);
1647 }
1648 break;
1649 case GPCMD_MODE_SENSE_6:
1650 case GPCMD_MODE_SENSE_10:
1651 {
1652 int action, code;
1653 if (packet[0] == GPCMD_MODE_SENSE_10)
1654 max_len = ube16_to_cpu(packet + 7);
1655 else
1656 max_len = packet[4];
1657 action = packet[2] >> 6;
1658 code = packet[2] & 0x3f;
1659 switch(action) {
1660 case 0: /* current values */
1661 switch(code) {
1662 case 0x01: /* error recovery */
1663 cpu_to_ube16(&buf[0], 16 + 6);
1664 buf[2] = 0x70;
1665 buf[3] = 0;
1666 buf[4] = 0;
1667 buf[5] = 0;
1668 buf[6] = 0;
1669 buf[7] = 0;
1670
1671 buf[8] = 0x01;
1672 buf[9] = 0x06;
1673 buf[10] = 0x00;
1674 buf[11] = 0x05;
1675 buf[12] = 0x00;
1676 buf[13] = 0x00;
1677 buf[14] = 0x00;
1678 buf[15] = 0x00;
1679 ide_atapi_cmd_reply(s, 16, max_len);
1680 break;
1681 case 0x2a:
1682 cpu_to_ube16(&buf[0], 28 + 6);
1683 buf[2] = 0x70;
1684 buf[3] = 0;
1685 buf[4] = 0;
1686 buf[5] = 0;
1687 buf[6] = 0;
1688 buf[7] = 0;
1689
1690 buf[8] = 0x2a;
1691 buf[9] = 0x12;
1692 buf[10] = 0x00;
1693 buf[11] = 0x00;
1694
1695 /* Claim PLAY_AUDIO capability (0x01) since some Linux
1696 code checks for this to automount media. */
1697 buf[12] = 0x71;
1698 buf[13] = 3 << 5;
1699 buf[14] = (1 << 0) | (1 << 3) | (1 << 5);
1700 if (bdrv_is_locked(s->bs))
1701 buf[6] |= 1 << 1;
1702 buf[15] = 0x00;
1703 cpu_to_ube16(&buf[16], 706);
1704 buf[18] = 0;
1705 buf[19] = 2;
1706 cpu_to_ube16(&buf[20], 512);
1707 cpu_to_ube16(&buf[22], 706);
1708 buf[24] = 0;
1709 buf[25] = 0;
1710 buf[26] = 0;
1711 buf[27] = 0;
1712 ide_atapi_cmd_reply(s, 28, max_len);
1713 break;
1714 default:
1715 goto error_cmd;
1716 }
1717 break;
1718 case 1: /* changeable values */
1719 goto error_cmd;
1720 case 2: /* default values */
1721 goto error_cmd;
1722 default:
1723 case 3: /* saved values */
1724 ide_atapi_cmd_error(s, SENSE_ILLEGAL_REQUEST,
1725 ASC_SAVING_PARAMETERS_NOT_SUPPORTED);
1726 break;
1727 }
1728 }
1729 break;
1730 case GPCMD_REQUEST_SENSE:
1731 max_len = packet[4];
1732 memset(buf, 0, 18);
1733 buf[0] = 0x70 | (1 << 7);
1734 buf[2] = s->sense_key;
1735 buf[7] = 10;
1736 buf[12] = s->asc;
1737 if (s->sense_key == SENSE_UNIT_ATTENTION)
1738 s->sense_key = SENSE_NONE;
1739 ide_atapi_cmd_reply(s, 18, max_len);
1740 break;
1741 case GPCMD_PREVENT_ALLOW_MEDIUM_REMOVAL:
1742 if (bdrv_is_inserted(s->bs)) {
1743 bdrv_set_locked(s->bs, packet[4] & 1);
1744 ide_atapi_cmd_ok(s);
1745 } else {
1746 ide_atapi_cmd_error(s, SENSE_NOT_READY,
1747 ASC_MEDIUM_NOT_PRESENT);
1748 }
1749 break;
1750 case GPCMD_READ_10:
1751 case GPCMD_READ_12:
1752 {
1753 int nb_sectors, lba;
1754
1755 if (packet[0] == GPCMD_READ_10)
1756 nb_sectors = ube16_to_cpu(packet + 7);
1757 else
1758 nb_sectors = ube32_to_cpu(packet + 6);
1759 lba = ube32_to_cpu(packet + 2);
1760 if (nb_sectors == 0) {
1761 ide_atapi_cmd_ok(s);
1762 break;
1763 }
1764 ide_atapi_cmd_read(s, lba, nb_sectors, 2048);
1765 }
1766 break;
1767 case GPCMD_READ_CD:
1768 {
1769 int nb_sectors, lba, transfer_request;
1770
1771 nb_sectors = (packet[6] << 16) | (packet[7] << 8) | packet[8];
1772 lba = ube32_to_cpu(packet + 2);
1773 if (nb_sectors == 0) {
1774 ide_atapi_cmd_ok(s);
1775 break;
1776 }
1777 transfer_request = packet[9];
1778 switch(transfer_request & 0xf8) {
1779 case 0x00:
1780 /* nothing */
1781 ide_atapi_cmd_ok(s);
1782 break;
1783 case 0x10:
1784 /* normal read */
1785 ide_atapi_cmd_read(s, lba, nb_sectors, 2048);
1786 break;
1787 case 0xf8:
1788 /* read all data */
1789 ide_atapi_cmd_read(s, lba, nb_sectors, 2352);
1790 break;
1791 default:
1792 ide_atapi_cmd_error(s, SENSE_ILLEGAL_REQUEST,
1793 ASC_INV_FIELD_IN_CMD_PACKET);
1794 break;
1795 }
1796 }
1797 break;
1798 case GPCMD_SEEK:
1799 {
1800 unsigned int lba;
1801 uint64_t total_sectors;
1802
1803 bdrv_get_geometry(s->bs, &total_sectors);
1804 total_sectors >>= 2;
1805 if (total_sectors == 0) {
1806 ide_atapi_cmd_error(s, SENSE_NOT_READY,
1807 ASC_MEDIUM_NOT_PRESENT);
1808 break;
1809 }
1810 lba = ube32_to_cpu(packet + 2);
1811 if (lba >= total_sectors) {
1812 ide_atapi_cmd_error(s, SENSE_ILLEGAL_REQUEST,
1813 ASC_LOGICAL_BLOCK_OOR);
1814 break;
1815 }
1816 ide_atapi_cmd_ok(s);
1817 }
1818 break;
1819 case GPCMD_START_STOP_UNIT:
1820 {
1821 int start, eject;
1822 start = packet[4] & 1;
1823 eject = (packet[4] >> 1) & 1;
1824
1825 if (eject && !start) {
1826 /* eject the disk */
1827 bdrv_eject(s->bs, 1);
1828 } else if (eject && start) {
1829 /* close the tray */
1830 bdrv_eject(s->bs, 0);
1831 }
1832 ide_atapi_cmd_ok(s);
1833 }
1834 break;
1835 case GPCMD_MECHANISM_STATUS:
1836 {
1837 max_len = ube16_to_cpu(packet + 8);
1838 cpu_to_ube16(buf, 0);
1839 /* no current LBA */
1840 buf[2] = 0;
1841 buf[3] = 0;
1842 buf[4] = 0;
1843 buf[5] = 1;
1844 cpu_to_ube16(buf + 6, 0);
1845 ide_atapi_cmd_reply(s, 8, max_len);
1846 }
1847 break;
1848 case GPCMD_READ_TOC_PMA_ATIP:
1849 {
1850 int format, msf, start_track, len;
1851 uint64_t total_sectors;
1852
1853 bdrv_get_geometry(s->bs, &total_sectors);
1854 total_sectors >>= 2;
1855 if (total_sectors == 0) {
1856 ide_atapi_cmd_error(s, SENSE_NOT_READY,
1857 ASC_MEDIUM_NOT_PRESENT);
1858 break;
1859 }
1860 max_len = ube16_to_cpu(packet + 7);
1861 format = packet[9] >> 6;
1862 msf = (packet[1] >> 1) & 1;
1863 start_track = packet[6];
1864 switch(format) {
1865 case 0:
1866 len = cdrom_read_toc(total_sectors, buf, msf, start_track);
1867 if (len < 0)
1868 goto error_cmd;
1869 ide_atapi_cmd_reply(s, len, max_len);
1870 break;
1871 case 1:
1872 /* multi session : only a single session defined */
1873 memset(buf, 0, 12);
1874 buf[1] = 0x0a;
1875 buf[2] = 0x01;
1876 buf[3] = 0x01;
1877 ide_atapi_cmd_reply(s, 12, max_len);
1878 break;
1879 case 2:
1880 len = cdrom_read_toc_raw(total_sectors, buf, msf, start_track);
1881 if (len < 0)
1882 goto error_cmd;
1883 ide_atapi_cmd_reply(s, len, max_len);
1884 break;
1885 default:
1886 error_cmd:
1887 ide_atapi_cmd_error(s, SENSE_ILLEGAL_REQUEST,
1888 ASC_INV_FIELD_IN_CMD_PACKET);
1889 break;
1890 }
1891 }
1892 break;
1893 case GPCMD_READ_CDVD_CAPACITY:
1894 {
1895 uint64_t total_sectors;
1896
1897 bdrv_get_geometry(s->bs, &total_sectors);
1898 total_sectors >>= 2;
1899 if (total_sectors == 0) {
1900 ide_atapi_cmd_error(s, SENSE_NOT_READY,
1901 ASC_MEDIUM_NOT_PRESENT);
1902 break;
1903 }
1904 /* NOTE: it is really the number of sectors minus 1 */
1905 cpu_to_ube32(buf, total_sectors - 1);
1906 cpu_to_ube32(buf + 4, 2048);
1907 ide_atapi_cmd_reply(s, 8, 8);
1908 }
1909 break;
1910 case GPCMD_READ_DVD_STRUCTURE:
1911 {
1912 int media = packet[1];
1913 int format = packet[7];
1914 int ret;
1915
1916 max_len = ube16_to_cpu(packet + 8);
1917
1918 if (format < 0xff) {
1919 if (media_is_cd(s)) {
1920 ide_atapi_cmd_error(s, SENSE_ILLEGAL_REQUEST,
1921 ASC_INCOMPATIBLE_FORMAT);
1922 break;
1923 } else if (!media_present(s)) {
1924 ide_atapi_cmd_error(s, SENSE_ILLEGAL_REQUEST,
1925 ASC_INV_FIELD_IN_CMD_PACKET);
1926 break;
1927 }
1928 }
1929
1930 memset(buf, 0, max_len > IDE_DMA_BUF_SECTORS * 512 + 4 ?
1931 IDE_DMA_BUF_SECTORS * 512 + 4 : max_len);
1932
1933 switch (format) {
1934 case 0x00 ... 0x7f:
1935 case 0xff:
1936 if (media == 0) {
1937 ret = ide_dvd_read_structure(s, format, packet, buf);
1938
1939 if (ret < 0)
1940 ide_atapi_cmd_error(s, SENSE_ILLEGAL_REQUEST, -ret);
1941 else
1942 ide_atapi_cmd_reply(s, ret, max_len);
1943
1944 break;
1945 }
1946 /* TODO: BD support, fall through for now */
1947
1948 /* Generic disk structures */
1949 case 0x80: /* TODO: AACS volume identifier */
1950 case 0x81: /* TODO: AACS media serial number */
1951 case 0x82: /* TODO: AACS media identifier */
1952 case 0x83: /* TODO: AACS media key block */
1953 case 0x90: /* TODO: List of recognized format layers */
1954 case 0xc0: /* TODO: Write protection status */
1955 default:
1956 ide_atapi_cmd_error(s, SENSE_ILLEGAL_REQUEST,
1957 ASC_INV_FIELD_IN_CMD_PACKET);
1958 break;
1959 }
1960 }
1961 break;
1962 case GPCMD_SET_SPEED:
1963 ide_atapi_cmd_ok(s);
1964 break;
1965 case GPCMD_INQUIRY:
1966 max_len = packet[4];
1967 buf[0] = 0x05; /* CD-ROM */
1968 buf[1] = 0x80; /* removable */
1969 buf[2] = 0x00; /* ISO */
1970 buf[3] = 0x21; /* ATAPI-2 (XXX: put ATAPI-4 ?) */
1971 buf[4] = 31; /* additional length */
1972 buf[5] = 0; /* reserved */
1973 buf[6] = 0; /* reserved */
1974 buf[7] = 0; /* reserved */
1975 padstr8(buf + 8, 8, "QEMU");
1976 padstr8(buf + 16, 16, "QEMU DVD-ROM");
1977 padstr8(buf + 32, 4, QEMU_VERSION);
1978 ide_atapi_cmd_reply(s, 36, max_len);
1979 break;
1980 case GPCMD_GET_CONFIGURATION:
1981 {
1982 uint32_t len;
1983 uint8_t index = 0;
1984
1985 /* only feature 0 is supported */
1986 if (packet[2] != 0 || packet[3] != 0) {
1987 ide_atapi_cmd_error(s, SENSE_ILLEGAL_REQUEST,
1988 ASC_INV_FIELD_IN_CMD_PACKET);
1989 break;
1990 }
1991
1992 /* XXX: could result in alignment problems in some architectures */
1993 max_len = ube16_to_cpu(packet + 7);
1994
1995 /*
1996 * XXX: avoid overflow for io_buffer if max_len is bigger than
1997 * the size of that buffer (dimensioned to max number of
1998 * sectors to transfer at once)
1999 *
2000 * Only a problem if the feature/profiles grow.
2001 */
2002 if (max_len > 512) /* XXX: assume 1 sector */
2003 max_len = 512;
2004
2005 memset(buf, 0, max_len);
2006 /*
2007 * the number of sectors from the media tells us which profile
2008 * to use as current. 0 means there is no media
2009 */
2010 if (media_is_dvd(s))
2011 cpu_to_ube16(buf + 6, MMC_PROFILE_DVD_ROM);
2012 else if (media_is_cd(s))
2013 cpu_to_ube16(buf + 6, MMC_PROFILE_CD_ROM);
2014
2015 buf[10] = 0x02 | 0x01; /* persistent and current */
2016 len = 12; /* headers: 8 + 4 */
2017 len += ide_atapi_set_profile(buf, &index, MMC_PROFILE_DVD_ROM);
2018 len += ide_atapi_set_profile(buf, &index, MMC_PROFILE_CD_ROM);
2019 cpu_to_ube32(buf, len - 4); /* data length */
2020
2021 ide_atapi_cmd_reply(s, len, max_len);
2022 break;
2023 }
2024 default:
2025 ide_atapi_cmd_error(s, SENSE_ILLEGAL_REQUEST,
2026 ASC_ILLEGAL_OPCODE);
2027 break;
2028 }
2029 }
2030
2031 static void ide_cfata_metadata_inquiry(IDEState *s)
2032 {
2033 uint16_t *p;
2034 uint32_t spd;
2035
2036 p = (uint16_t *) s->io_buffer;
2037 memset(p, 0, 0x200);
2038 spd = ((s->mdata_size - 1) >> 9) + 1;
2039
2040 put_le16(p + 0, 0x0001); /* Data format revision */
2041 put_le16(p + 1, 0x0000); /* Media property: silicon */
2042 put_le16(p + 2, s->media_changed); /* Media status */
2043 put_le16(p + 3, s->mdata_size & 0xffff); /* Capacity in bytes (low) */
2044 put_le16(p + 4, s->mdata_size >> 16); /* Capacity in bytes (high) */
2045 put_le16(p + 5, spd & 0xffff); /* Sectors per device (low) */
2046 put_le16(p + 6, spd >> 16); /* Sectors per device (high) */
2047 }
2048
2049 static void ide_cfata_metadata_read(IDEState *s)
2050 {
2051 uint16_t *p;
2052
2053 if (((s->hcyl << 16) | s->lcyl) << 9 > s->mdata_size + 2) {
2054 s->status = ERR_STAT;
2055 s->error = ABRT_ERR;
2056 return;
2057 }
2058
2059 p = (uint16_t *) s->io_buffer;
2060 memset(p, 0, 0x200);
2061
2062 put_le16(p + 0, s->media_changed); /* Media status */
2063 memcpy(p + 1, s->mdata_storage + (((s->hcyl << 16) | s->lcyl) << 9),
2064 MIN(MIN(s->mdata_size - (((s->hcyl << 16) | s->lcyl) << 9),
2065 s->nsector << 9), 0x200 - 2));
2066 }
2067
2068 static void ide_cfata_metadata_write(IDEState *s)
2069 {
2070 if (((s->hcyl << 16) | s->lcyl) << 9 > s->mdata_size + 2) {
2071 s->status = ERR_STAT;
2072 s->error = ABRT_ERR;
2073 return;
2074 }
2075
2076 s->media_changed = 0;
2077
2078 memcpy(s->mdata_storage + (((s->hcyl << 16) | s->lcyl) << 9),
2079 s->io_buffer + 2,
2080 MIN(MIN(s->mdata_size - (((s->hcyl << 16) | s->lcyl) << 9),
2081 s->nsector << 9), 0x200 - 2));
2082 }
2083
2084 /* called when the inserted state of the media has changed */
2085 static void cdrom_change_cb(void *opaque)
2086 {
2087 IDEState *s = opaque;
2088 uint64_t nb_sectors;
2089
2090 bdrv_get_geometry(s->bs, &nb_sectors);
2091 s->nb_sectors = nb_sectors;
2092
2093 s->sense_key = SENSE_UNIT_ATTENTION;
2094 s->asc = ASC_MEDIUM_MAY_HAVE_CHANGED;
2095
2096 ide_set_irq(s);
2097 }
2098
2099 static void ide_cmd_lba48_transform(IDEState *s, int lba48)
2100 {
2101 s->lba48 = lba48;
2102
2103 /* handle the 'magic' 0 nsector count conversion here. to avoid
2104 * fiddling with the rest of the read logic, we just store the
2105 * full sector count in ->nsector and ignore ->hob_nsector from now
2106 */
2107 if (!s->lba48) {
2108 if (!s->nsector)
2109 s->nsector = 256;
2110 } else {
2111 if (!s->nsector && !s->hob_nsector)
2112 s->nsector = 65536;
2113 else {
2114 int lo = s->nsector;
2115 int hi = s->hob_nsector;
2116
2117 s->nsector = (hi << 8) | lo;
2118 }
2119 }
2120 }
2121
2122 static void ide_clear_hob(IDEState *ide_if)
2123 {
2124 /* any write clears HOB high bit of device control register */
2125 ide_if[0].select &= ~(1 << 7);
2126 ide_if[1].select &= ~(1 << 7);
2127 }
2128
2129 static void ide_ioport_write(void *opaque, uint32_t addr, uint32_t val)
2130 {
2131 IDEState *ide_if = opaque;
2132 IDEState *s;
2133 int unit, n;
2134 int lba48 = 0;
2135
2136 #ifdef DEBUG_IDE
2137 printf("IDE: write addr=0x%x val=0x%02x\n", addr, val);
2138 #endif
2139
2140 addr &= 7;
2141
2142 /* ignore writes to command block while busy with previous command */
2143 if (addr != 7 && (ide_if->cur_drive->status & (BUSY_STAT|DRQ_STAT)))
2144 return;
2145
2146 switch(addr) {
2147 case 0:
2148 break;
2149 case 1:
2150 ide_clear_hob(ide_if);
2151 /* NOTE: data is written to the two drives */
2152 ide_if[0].hob_feature = ide_if[0].feature;
2153 ide_if[1].hob_feature = ide_if[1].feature;
2154 ide_if[0].feature = val;
2155 ide_if[1].feature = val;
2156 break;
2157 case 2:
2158 ide_clear_hob(ide_if);
2159 ide_if[0].hob_nsector = ide_if[0].nsector;
2160 ide_if[1].hob_nsector = ide_if[1].nsector;
2161 ide_if[0].nsector = val;
2162 ide_if[1].nsector = val;
2163 break;
2164 case 3:
2165 ide_clear_hob(ide_if);
2166 ide_if[0].hob_sector = ide_if[0].sector;
2167 ide_if[1].hob_sector = ide_if[1].sector;
2168 ide_if[0].sector = val;
2169 ide_if[1].sector = val;
2170 break;
2171 case 4:
2172 ide_clear_hob(ide_if);
2173 ide_if[0].hob_lcyl = ide_if[0].lcyl;
2174 ide_if[1].hob_lcyl = ide_if[1].lcyl;
2175 ide_if[0].lcyl = val;
2176 ide_if[1].lcyl = val;
2177 break;
2178 case 5:
2179 ide_clear_hob(ide_if);
2180 ide_if[0].hob_hcyl = ide_if[0].hcyl;
2181 ide_if[1].hob_hcyl = ide_if[1].hcyl;
2182 ide_if[0].hcyl = val;
2183 ide_if[1].hcyl = val;
2184 break;
2185 case 6:
2186 /* FIXME: HOB readback uses bit 7 */
2187 ide_if[0].select = (val & ~0x10) | 0xa0;
2188 ide_if[1].select = (val | 0x10) | 0xa0;
2189 /* select drive */
2190 unit = (val >> 4) & 1;
2191 s = ide_if + unit;
2192 ide_if->cur_drive = s;
2193 break;
2194 default:
2195 case 7:
2196 /* command */
2197 #if defined(DEBUG_IDE)
2198 printf("ide: CMD=%02x\n", val);
2199 #endif
2200 s = ide_if->cur_drive;
2201 /* ignore commands to non existant slave */
2202 if (s != ide_if && !s->bs)
2203 break;
2204
2205 /* Only DEVICE RESET is allowed while BSY or/and DRQ are set */
2206 if ((s->status & (BUSY_STAT|DRQ_STAT)) && val != WIN_DEVICE_RESET)
2207 break;
2208
2209 switch(val) {
2210 case WIN_IDENTIFY:
2211 if (s->bs && !s->is_cdrom) {
2212 if (!s->is_cf)
2213 ide_identify(s);
2214 else
2215 ide_cfata_identify(s);
2216 s->status = READY_STAT | SEEK_STAT;
2217 ide_transfer_start(s, s->io_buffer, 512, ide_transfer_stop);
2218 } else {
2219 if (s->is_cdrom) {
2220 ide_set_signature(s);
2221 }
2222 ide_abort_command(s);
2223 }
2224 ide_set_irq(s);
2225 break;
2226 case WIN_SPECIFY:
2227 case WIN_RECAL:
2228 s->error = 0;
2229 s->status = READY_STAT | SEEK_STAT;
2230 ide_set_irq(s);
2231 break;
2232 case WIN_SETMULT:
2233 if (s->is_cf && s->nsector == 0) {
2234 /* Disable Read and Write Multiple */
2235 s->mult_sectors = 0;
2236 s->status = READY_STAT | SEEK_STAT;
2237 } else if ((s->nsector & 0xff) != 0 &&
2238 ((s->nsector & 0xff) > MAX_MULT_SECTORS ||
2239 (s->nsector & (s->nsector - 1)) != 0)) {
2240 ide_abort_command(s);
2241 } else {
2242 s->mult_sectors = s->nsector & 0xff;
2243 s->status = READY_STAT | SEEK_STAT;
2244 }
2245 ide_set_irq(s);
2246 break;
2247 case WIN_VERIFY_EXT:
2248 lba48 = 1;
2249 case WIN_VERIFY:
2250 case WIN_VERIFY_ONCE:
2251 /* do sector number check ? */
2252 ide_cmd_lba48_transform(s, lba48);
2253 s->status = READY_STAT | SEEK_STAT;
2254 ide_set_irq(s);
2255 break;
2256 case WIN_READ_EXT:
2257 lba48 = 1;
2258 case WIN_READ:
2259 case WIN_READ_ONCE:
2260 if (!s->bs)
2261 goto abort_cmd;
2262 ide_cmd_lba48_transform(s, lba48);
2263 s->req_nb_sectors = 1;
2264 ide_sector_read(s);
2265 break;
2266 case WIN_WRITE_EXT:
2267 lba48 = 1;
2268 case WIN_WRITE:
2269 case WIN_WRITE_ONCE:
2270 case CFA_WRITE_SECT_WO_ERASE:
2271 case WIN_WRITE_VERIFY:
2272 ide_cmd_lba48_transform(s, lba48);
2273 s->error = 0;
2274 s->status = SEEK_STAT | READY_STAT;
2275 s->req_nb_sectors = 1;
2276 ide_transfer_start(s, s->io_buffer, 512, ide_sector_write);
2277 s->media_changed = 1;
2278 break;
2279 case WIN_MULTREAD_EXT:
2280 lba48 = 1;
2281 case WIN_MULTREAD:
2282 if (!s->mult_sectors)
2283 goto abort_cmd;
2284 ide_cmd_lba48_transform(s, lba48);
2285 s->req_nb_sectors = s->mult_sectors;
2286 ide_sector_read(s);
2287 break;
2288 case WIN_MULTWRITE_EXT:
2289 lba48 = 1;
2290 case WIN_MULTWRITE:
2291 case CFA_WRITE_MULTI_WO_ERASE:
2292 if (!s->mult_sectors)
2293 goto abort_cmd;
2294 ide_cmd_lba48_transform(s, lba48);
2295 s->error = 0;
2296 s->status = SEEK_STAT | READY_STAT;
2297 s->req_nb_sectors = s->mult_sectors;
2298 n = s->nsector;
2299 if (n > s->req_nb_sectors)
2300 n = s->req_nb_sectors;
2301 ide_transfer_start(s, s->io_buffer, 512 * n, ide_sector_write);
2302 s->media_changed = 1;
2303 break;
2304 case WIN_READDMA_EXT:
2305 lba48 = 1;
2306 case WIN_READDMA:
2307 case WIN_READDMA_ONCE:
2308 if (!s->bs)
2309 goto abort_cmd;
2310 ide_cmd_lba48_transform(s, lba48);
2311 ide_sector_read_dma(s);
2312 break;
2313 case WIN_WRITEDMA_EXT:
2314 lba48 = 1;
2315 case WIN_WRITEDMA:
2316 case WIN_WRITEDMA_ONCE:
2317 if (!s->bs)
2318 goto abort_cmd;
2319 ide_cmd_lba48_transform(s, lba48);
2320 ide_sector_write_dma(s);
2321 s->media_changed = 1;
2322 break;
2323 case WIN_READ_NATIVE_MAX_EXT:
2324 lba48 = 1;
2325 case WIN_READ_NATIVE_MAX:
2326 ide_cmd_lba48_transform(s, lba48);
2327 ide_set_sector(s, s->nb_sectors - 1);
2328 s->status = READY_STAT | SEEK_STAT;
2329 ide_set_irq(s);
2330 break;
2331 case WIN_CHECKPOWERMODE1:
2332 case WIN_CHECKPOWERMODE2:
2333 s->nsector = 0xff; /* device active or idle */
2334 s->status = READY_STAT | SEEK_STAT;
2335 ide_set_irq(s);
2336 break;
2337 case WIN_SETFEATURES:
2338 if (!s->bs)
2339 goto abort_cmd;
2340 /* XXX: valid for CDROM ? */
2341 switch(s->feature) {
2342 case 0xcc: /* reverting to power-on defaults enable */
2343 case 0x66: /* reverting to power-on defaults disable */
2344 case 0x02: /* write cache enable */
2345 case 0x82: /* write cache disable */
2346 case 0xaa: /* read look-ahead enable */
2347 case 0x55: /* read look-ahead disable */
2348 case 0x05: /* set advanced power management mode */
2349 case 0x85: /* disable advanced power management mode */
2350 case 0x69: /* NOP */
2351 case 0x67: /* NOP */
2352 case 0x96: /* NOP */
2353 case 0x9a: /* NOP */
2354 case 0x42: /* enable Automatic Acoustic Mode */
2355 case 0xc2: /* disable Automatic Acoustic Mode */
2356 s->status = READY_STAT | SEEK_STAT;
2357 ide_set_irq(s);
2358 break;
2359 case 0x03: { /* set transfer mode */
2360 uint8_t val = s->nsector & 0x07;
2361
2362 switch (s->nsector >> 3) {
2363 case 0x00: /* pio default */
2364 case 0x01: /* pio mode */
2365 put_le16(s->identify_data + 62,0x07);
2366 put_le16(s->identify_data + 63,0x07);
2367 put_le16(s->identify_data + 88,0x3f);
2368 break;
2369 case 0x02: /* sigle word dma mode*/
2370 put_le16(s->identify_data + 62,0x07 | (1 << (val + 8)));
2371 put_le16(s->identify_data + 63,0x07);
2372 put_le16(s->identify_data + 88,0x3f);
2373 break;
2374 case 0x04: /* mdma mode */
2375 put_le16(s->identify_data + 62,0x07);
2376 put_le16(s->identify_data + 63,0x07 | (1 << (val + 8)));
2377 put_le16(s->identify_data + 88,0x3f);
2378 break;
2379 case 0x08: /* udma mode */
2380 put_le16(s->identify_data + 62,0x07);
2381 put_le16(s->identify_data + 63,0x07);
2382 put_le16(s->identify_data + 88,0x3f | (1 << (val + 8)));
2383 break;
2384 default:
2385 goto abort_cmd;
2386 }
2387 s->status = READY_STAT | SEEK_STAT;
2388 ide_set_irq(s);
2389 break;
2390 }
2391 default:
2392 goto abort_cmd;
2393 }
2394 break;
2395 case WIN_FLUSH_CACHE:
2396 case WIN_FLUSH_CACHE_EXT:
2397 if (s->bs)
2398 bdrv_flush(s->bs);
2399 s->status = READY_STAT | SEEK_STAT;
2400 ide_set_irq(s);
2401 break;
2402 case WIN_STANDBY:
2403 case WIN_STANDBY2:
2404 case WIN_STANDBYNOW1:
2405 case WIN_STANDBYNOW2:
2406 case WIN_IDLEIMMEDIATE:
2407 case CFA_IDLEIMMEDIATE:
2408 case WIN_SETIDLE1:
2409 case WIN_SETIDLE2:
2410 case WIN_SLEEPNOW1:
2411 case WIN_SLEEPNOW2:
2412 s->status = READY_STAT;
2413 ide_set_irq(s);
2414 break;
2415 case WIN_SEEK:
2416 if(s->is_cdrom)
2417 goto abort_cmd;
2418 /* XXX: Check that seek is within bounds */
2419 s->status = READY_STAT | SEEK_STAT;
2420 ide_set_irq(s);
2421 break;
2422 /* ATAPI commands */
2423 case WIN_PIDENTIFY:
2424 if (s->is_cdrom) {
2425 ide_atapi_identify(s);
2426 s->status = READY_STAT | SEEK_STAT;
2427 ide_transfer_start(s, s->io_buffer, 512, ide_transfer_stop);
2428 } else {
2429 ide_abort_command(s);
2430 }
2431 ide_set_irq(s);
2432 break;
2433 case WIN_DIAGNOSE:
2434 ide_set_signature(s);
2435 if (s->is_cdrom)
2436 s->status = 0; /* ATAPI spec (v6) section 9.10 defines packet
2437 * devices to return a clear status register
2438 * with READY_STAT *not* set. */
2439 else
2440 s->status = READY_STAT | SEEK_STAT;
2441 s->error = 0x01; /* Device 0 passed, Device 1 passed or not
2442 * present.
2443 */
2444 ide_set_irq(s);
2445 break;
2446 case WIN_SRST:
2447 if (!s->is_cdrom)
2448 goto abort_cmd;
2449 ide_set_signature(s);
2450 s->status = 0x00; /* NOTE: READY is _not_ set */
2451 s->error = 0x01;
2452 break;
2453 case WIN_PACKETCMD:
2454 if (!s->is_cdrom)
2455 goto abort_cmd;
2456 /* overlapping commands not supported */
2457 if (s->feature & 0x02)
2458 goto abort_cmd;
2459 s->status = READY_STAT | SEEK_STAT;
2460 s->atapi_dma = s->feature & 1;
2461 s->nsector = 1;
2462 ide_transfer_start(s, s->io_buffer, ATAPI_PACKET_SIZE,
2463 ide_atapi_cmd);
2464 break;
2465 /* CF-ATA commands */
2466 case CFA_REQ_EXT_ERROR_CODE:
2467 if (!s->is_cf)
2468 goto abort_cmd;
2469 s->error = 0x09; /* miscellaneous error */
2470 s->status = READY_STAT | SEEK_STAT;
2471 ide_set_irq(s);
2472 break;
2473 case CFA_ERASE_SECTORS:
2474 case CFA_WEAR_LEVEL:
2475 if (!s->is_cf)
2476 goto abort_cmd;
2477 if (val == CFA_WEAR_LEVEL)
2478 s->nsector = 0;
2479 if (val == CFA_ERASE_SECTORS)
2480 s->media_changed = 1;
2481 s->error = 0x00;
2482 s->status = READY_STAT | SEEK_STAT;
2483 ide_set_irq(s);
2484 break;
2485 case CFA_TRANSLATE_SECTOR:
2486 if (!s->is_cf)
2487 goto abort_cmd;
2488 s->error = 0x00;
2489 s->status = READY_STAT | SEEK_STAT;
2490 memset(s->io_buffer, 0, 0x200);
2491 s->io_buffer[0x00] = s->hcyl; /* Cyl MSB */
2492 s->io_buffer[0x01] = s->lcyl; /* Cyl LSB */
2493 s->io_buffer[0x02] = s->select; /* Head */
2494 s->io_buffer[0x03] = s->sector; /* Sector */
2495 s->io_buffer[0x04] = ide_get_sector(s) >> 16; /* LBA MSB */
2496 s->io_buffer[0x05] = ide_get_sector(s) >> 8; /* LBA */
2497 s->io_buffer[0x06] = ide_get_sector(s) >> 0; /* LBA LSB */
2498 s->io_buffer[0x13] = 0x00; /* Erase flag */
2499 s->io_buffer[0x18] = 0x00; /* Hot count */
2500 s->io_buffer[0x19] = 0x00; /* Hot count */
2501 s->io_buffer[0x1a] = 0x01; /* Hot count */
2502 ide_transfer_start(s, s->io_buffer, 0x200, ide_transfer_stop);
2503 ide_set_irq(s);
2504 break;
2505 case CFA_ACCESS_METADATA_STORAGE:
2506 if (!s->is_cf)
2507 goto abort_cmd;
2508 switch (s->feature) {
2509 case 0x02: /* Inquiry Metadata Storage */
2510 ide_cfata_metadata_inquiry(s);
2511 break;
2512 case 0x03: /* Read Metadata Storage */
2513 ide_cfata_metadata_read(s);
2514 break;
2515 case 0x04: /* Write Metadata Storage */
2516 ide_cfata_metadata_write(s);
2517 break;
2518 default:
2519 goto abort_cmd;
2520 }
2521 ide_transfer_start(s, s->io_buffer, 0x200, ide_transfer_stop);
2522 s->status = 0x00; /* NOTE: READY is _not_ set */
2523 ide_set_irq(s);
2524 break;
2525 case IBM_SENSE_CONDITION:
2526 if (!s->is_cf)
2527 goto abort_cmd;
2528 switch (s->feature) {
2529 case 0x01: /* sense temperature in device */
2530 s->nsector = 0x50; /* +20 C */
2531 break;
2532 default:
2533 goto abort_cmd;
2534 }
2535 s->status = READY_STAT | SEEK_STAT;
2536 ide_set_irq(s);
2537 break;
2538 default:
2539 abort_cmd:
2540 ide_abort_command(s);
2541 ide_set_irq(s);
2542 break;
2543 }
2544 }
2545 }
2546
2547 static uint32_t ide_ioport_read(void *opaque, uint32_t addr1)
2548 {
2549 IDEState *ide_if = opaque;
2550 IDEState *s = ide_if->cur_drive;
2551 uint32_t addr;
2552 int ret, hob;
2553
2554 addr = addr1 & 7;
2555 /* FIXME: HOB readback uses bit 7, but it's always set right now */
2556 //hob = s->select & (1 << 7);
2557 hob = 0;
2558 switch(addr) {
2559 case 0:
2560 ret = 0xff;
2561 break;
2562 case 1:
2563 if ((!ide_if[0].bs && !ide_if[1].bs) ||
2564 (s != ide_if && !s->bs))
2565 ret = 0;
2566 else if (!hob)
2567 ret = s->error;
2568 else
2569 ret = s->hob_feature;
2570 break;
2571 case 2:
2572 if (!ide_if[0].bs && !ide_if[1].bs)
2573 ret = 0;
2574 else if (!hob)
2575 ret = s->nsector & 0xff;
2576 else
2577 ret = s->hob_nsector;
2578 break;
2579 case 3:
2580 if (!ide_if[0].bs && !ide_if[1].bs)
2581 ret = 0;
2582 else if (!hob)
2583 ret = s->sector;
2584 else
2585 ret = s->hob_sector;
2586 break;
2587 case 4:
2588 if (!ide_if[0].bs && !ide_if[1].bs)
2589 ret = 0;
2590 else if (!hob)
2591 ret = s->lcyl;
2592 else
2593 ret = s->hob_lcyl;
2594 break;
2595 case 5:
2596 if (!ide_if[0].bs && !ide_if[1].bs)
2597 ret = 0;
2598 else if (!hob)
2599 ret = s->hcyl;
2600 else
2601 ret = s->hob_hcyl;
2602 break;
2603 case 6:
2604 if (!ide_if[0].bs && !ide_if[1].bs)
2605 ret = 0;
2606 else
2607 ret = s->select;
2608 break;
2609 default:
2610 case 7:
2611 if ((!ide_if[0].bs && !ide_if[1].bs) ||
2612 (s != ide_if && !s->bs))
2613 ret = 0;
2614 else
2615 ret = s->status;
2616 qemu_irq_lower(s->irq);
2617 break;
2618 }
2619 #ifdef DEBUG_IDE
2620 printf("ide: read addr=0x%x val=%02x\n", addr1, ret);
2621 #endif
2622 return ret;
2623 }
2624
2625 static uint32_t ide_status_read(void *opaque, uint32_t addr)
2626 {
2627 IDEState *ide_if = opaque;
2628 IDEState *s = ide_if->cur_drive;
2629 int ret;
2630
2631 if ((!ide_if[0].bs && !ide_if[1].bs) ||
2632 (s != ide_if && !s->bs))
2633 ret = 0;
2634 else
2635 ret = s->status;
2636 #ifdef DEBUG_IDE
2637 printf("ide: read status addr=0x%x val=%02x\n", addr, ret);
2638 #endif
2639 return ret;
2640 }
2641
2642 static void ide_cmd_write(void *opaque, uint32_t addr, uint32_t val)
2643 {
2644 IDEState *ide_if = opaque;
2645 IDEState *s;
2646 int i;
2647
2648 #ifdef DEBUG_IDE
2649 printf("ide: write control addr=0x%x val=%02x\n", addr, val);
2650 #endif
2651 /* common for both drives */
2652 if (!(ide_if[0].cmd & IDE_CMD_RESET) &&
2653 (val & IDE_CMD_RESET)) {
2654 /* reset low to high */
2655 for(i = 0;i < 2; i++) {
2656 s = &ide_if[i];
2657 s->status = BUSY_STAT | SEEK_STAT;
2658 s->error = 0x01;
2659 }
2660 } else if ((ide_if[0].cmd & IDE_CMD_RESET) &&
2661 !(val & IDE_CMD_RESET)) {
2662 /* high to low */
2663 for(i = 0;i < 2; i++) {
2664 s = &ide_if[i];
2665 if (s->is_cdrom)
2666 s->status = 0x00; /* NOTE: READY is _not_ set */
2667 else
2668 s->status = READY_STAT | SEEK_STAT;
2669 ide_set_signature(s);
2670 }
2671 }
2672
2673 ide_if[0].cmd = val;
2674 ide_if[1].cmd = val;
2675 }
2676
2677 static void ide_data_writew(void *opaque, uint32_t addr, uint32_t val)
2678 {
2679 IDEState *s = ((IDEState *)opaque)->cur_drive;
2680 uint8_t *p;
2681
2682 /* PIO data access allowed only when DRQ bit is set */
2683 if (!(s->status & DRQ_STAT))
2684 return;
2685
2686 p = s->data_ptr;
2687 *(uint16_t *)p = le16_to_cpu(val);
2688 p += 2;
2689 s->data_ptr = p;
2690 if (p >= s->data_end)
2691 s->end_transfer_func(s);
2692 }
2693
2694 static uint32_t ide_data_readw(void *opaque, uint32_t addr)
2695 {
2696 IDEState *s = ((IDEState *)opaque)->cur_drive;
2697 uint8_t *p;
2698 int ret;
2699
2700 /* PIO data access allowed only when DRQ bit is set */
2701 if (!(s->status & DRQ_STAT))
2702 return 0;
2703
2704 p = s->data_ptr;
2705 ret = cpu_to_le16(*(uint16_t *)p);
2706 p += 2;
2707 s->data_ptr = p;
2708 if (p >= s->data_end)
2709 s->end_transfer_func(s);
2710 return ret;
2711 }
2712
2713 static void ide_data_writel(void *opaque, uint32_t addr, uint32_t val)
2714 {
2715 IDEState *s = ((IDEState *)opaque)->cur_drive;
2716 uint8_t *p;
2717
2718 /* PIO data access allowed only when DRQ bit is set */
2719 if (!(s->status & DRQ_STAT))
2720 return;
2721
2722 p = s->data_ptr;
2723 *(uint32_t *)p = le32_to_cpu(val);
2724 p += 4;
2725 s->data_ptr = p;
2726 if (p >= s->data_end)
2727 s->end_transfer_func(s);
2728 }
2729
2730 static uint32_t ide_data_readl(void *opaque, uint32_t addr)
2731 {
2732 IDEState *s = ((IDEState *)opaque)->cur_drive;
2733 uint8_t *p;
2734 int ret;
2735
2736 /* PIO data access allowed only when DRQ bit is set */
2737 if (!(s->status & DRQ_STAT))
2738 return 0;
2739
2740 p = s->data_ptr;
2741 ret = cpu_to_le32(*(uint32_t *)p);
2742 p += 4;
2743 s->data_ptr = p;
2744 if (p >= s->data_end)
2745 s->end_transfer_func(s);
2746 return ret;
2747 }
2748
2749 static void ide_dummy_transfer_stop(IDEState *s)
2750 {
2751 s->data_ptr = s->io_buffer;
2752 s->data_end = s->io_buffer;
2753 s->io_buffer[0] = 0xff;
2754 s->io_buffer[1] = 0xff;
2755 s->io_buffer[2] = 0xff;
2756 s->io_buffer[3] = 0xff;
2757 }
2758
2759 static void ide_reset(IDEState *s)
2760 {
2761 if (s->is_cf)
2762 s->mult_sectors = 0;
2763 else
2764 s->mult_sectors = MAX_MULT_SECTORS;
2765 s->cur_drive = s;
2766 s->select = 0xa0;
2767 s->status = READY_STAT | SEEK_STAT;
2768 ide_set_signature(s);
2769 /* init the transfer handler so that 0xffff is returned on data
2770 accesses */
2771 s->end_transfer_func = ide_dummy_transfer_stop;
2772 ide_dummy_transfer_stop(s);
2773 s->media_changed = 0;
2774 }
2775
2776 static void ide_init2(IDEState *ide_state,
2777 BlockDriverState *hd0, BlockDriverState *hd1,
2778 qemu_irq irq)
2779 {
2780 IDEState *s;
2781 static int drive_serial = 1;
2782 int i, cylinders, heads, secs;
2783 uint64_t nb_sectors;
2784
2785 for(i = 0; i < 2; i++) {
2786 s = ide_state + i;
2787 s->io_buffer = qemu_memalign(512, IDE_DMA_BUF_SECTORS*512 + 4);
2788 if (i == 0)
2789 s->bs = hd0;
2790 else
2791 s->bs = hd1;
2792 if (s->bs) {
2793 bdrv_get_geometry(s->bs, &nb_sectors);
2794 bdrv_guess_geometry(s->bs, &cylinders, &heads, &secs);
2795 s->cylinders = cylinders;
2796 s->heads = heads;
2797 s->sectors = secs;
2798 s->nb_sectors = nb_sectors;
2799
2800 if (bdrv_get_type_hint(s->bs) == BDRV_TYPE_CDROM) {
2801 s->is_cdrom = 1;
2802 bdrv_set_change_cb(s->bs, cdrom_change_cb, s);
2803 }
2804 }
2805 s->drive_serial = drive_serial++;
2806 strncpy(s->drive_serial_str, drive_get_serial(s->bs),
2807 sizeof(s->drive_serial_str));
2808 if (strlen(s->drive_serial_str) == 0)
2809 snprintf(s->drive_serial_str, sizeof(s->drive_serial_str),
2810 "QM%05d", s->drive_serial);
2811 s->irq = irq;
2812 s->sector_write_timer = qemu_new_timer(vm_clock,
2813 ide_sector_write_timer_cb, s);
2814 ide_reset(s);
2815 }
2816 }
2817
2818 static void ide_init_ioport(IDEState *ide_state, int iobase, int iobase2)
2819 {
2820 register_ioport_write(iobase, 8, 1, ide_ioport_write, ide_state);
2821 register_ioport_read(iobase, 8, 1, ide_ioport_read, ide_state);
2822 if (iobase2) {
2823 register_ioport_read(iobase2, 1, 1, ide_status_read, ide_state);
2824 register_ioport_write(iobase2, 1, 1, ide_cmd_write, ide_state);
2825 }
2826
2827 /* data ports */
2828 register_ioport_write(iobase, 2, 2, ide_data_writew, ide_state);
2829 register_ioport_read(iobase, 2, 2, ide_data_readw, ide_state);
2830 register_ioport_write(iobase, 4, 4, ide_data_writel, ide_state);
2831 register_ioport_read(iobase, 4, 4, ide_data_readl, ide_state);
2832 }
2833
2834 /* save per IDE drive data */
2835 static void ide_save(QEMUFile* f, IDEState *s)
2836 {
2837 qemu_put_be32(f, s->mult_sectors);
2838 qemu_put_be32(f, s->identify_set);
2839 if (s->identify_set) {
2840 qemu_put_buffer(f, (const uint8_t *)s->identify_data, 512);
2841 }
2842 qemu_put_8s(f, &s->feature);
2843 qemu_put_8s(f, &s->error);
2844 qemu_put_be32s(f, &s->nsector);
2845 qemu_put_8s(f, &s->sector);
2846 qemu_put_8s(f, &s->lcyl);
2847 qemu_put_8s(f, &s->hcyl);
2848 qemu_put_8s(f, &s->hob_feature);
2849 qemu_put_8s(f, &s->hob_nsector);
2850 qemu_put_8s(f, &s->hob_sector);
2851 qemu_put_8s(f, &s->hob_lcyl);
2852 qemu_put_8s(f, &s->hob_hcyl);
2853 qemu_put_8s(f, &s->select);
2854 qemu_put_8s(f, &s->status);
2855 qemu_put_8s(f, &s->lba48);
2856
2857 qemu_put_8s(f, &s->sense_key);
2858 qemu_put_8s(f, &s->asc);
2859 /* XXX: if a transfer is pending, we do not save it yet */
2860 }
2861
2862 /* load per IDE drive data */
2863 static void ide_load(QEMUFile* f, IDEState *s)
2864 {
2865 s->mult_sectors=qemu_get_be32(f);
2866 s->identify_set=qemu_get_be32(f);
2867 if (s->identify_set) {
2868 qemu_get_buffer(f, (uint8_t *)s->identify_data, 512);
2869 }
2870 qemu_get_8s(f, &s->feature);
2871 qemu_get_8s(f, &s->error);
2872 qemu_get_be32s(f, &s->nsector);
2873 qemu_get_8s(f, &s->sector);
2874 qemu_get_8s(f, &s->lcyl);
2875 qemu_get_8s(f, &s->hcyl);
2876 qemu_get_8s(f, &s->hob_feature);
2877 qemu_get_8s(f, &s->hob_nsector);
2878 qemu_get_8s(f, &s->hob_sector);
2879 qemu_get_8s(f, &s->hob_lcyl);
2880 qemu_get_8s(f, &s->hob_hcyl);
2881 qemu_get_8s(f, &s->select);
2882 qemu_get_8s(f, &s->status);
2883 qemu_get_8s(f, &s->lba48);
2884
2885 qemu_get_8s(f, &s->sense_key);
2886 qemu_get_8s(f, &s->asc);
2887 /* XXX: if a transfer is pending, we do not save it yet */
2888 }
2889
2890 /***********************************************************/
2891 /* ISA IDE definitions */
2892
2893 void isa_ide_init(int iobase, int iobase2, qemu_irq irq,
2894 BlockDriverState *hd0, BlockDriverState *hd1)
2895 {
2896 IDEState *ide_state;
2897
2898 ide_state = qemu_mallocz(sizeof(IDEState) * 2);
2899
2900 ide_init2(ide_state, hd0, hd1, irq);
2901 ide_init_ioport(ide_state, iobase, iobase2);
2902 }
2903
2904 /***********************************************************/
2905 /* PCI IDE definitions */
2906
2907 static void cmd646_update_irq(PCIIDEState *d);
2908
2909 static void ide_map(PCIDevice *pci_dev, int region_num,
2910 uint32_t addr, uint32_t size, int type)
2911 {
2912 PCIIDEState *d = (PCIIDEState *)pci_dev;
2913 IDEState *ide_state;
2914
2915 if (region_num <= 3) {
2916 ide_state = &d->ide_if[(region_num >> 1) * 2];
2917 if (region_num & 1) {
2918 register_ioport_read(addr + 2, 1, 1, ide_status_read, ide_state);
2919 register_ioport_write(addr + 2, 1, 1, ide_cmd_write, ide_state);
2920 } else {
2921 register_ioport_write(addr, 8, 1, ide_ioport_write, ide_state);
2922 register_ioport_read(addr, 8, 1, ide_ioport_read, ide_state);
2923
2924 /* data ports */
2925 register_ioport_write(addr, 2, 2, ide_data_writew, ide_state);
2926 register_ioport_read(addr, 2, 2, ide_data_readw, ide_state);
2927 register_ioport_write(addr, 4, 4, ide_data_writel, ide_state);
2928 register_ioport_read(addr, 4, 4, ide_data_readl, ide_state);
2929 }
2930 }
2931 }
2932
2933 static void ide_dma_start(IDEState *s, BlockDriverCompletionFunc *dma_cb)
2934 {
2935 BMDMAState *bm = s->bmdma;
2936 if(!bm)
2937 return;
2938 bm->ide_if = s;
2939 bm->dma_cb = dma_cb;
2940 bm->cur_prd_last = 0;
2941 bm->cur_prd_addr = 0;
2942 bm->cur_prd_len = 0;
2943 bm->sector_num = ide_get_sector(s);
2944 bm->nsector = s->nsector;
2945 if (bm->status & BM_STATUS_DMAING) {
2946 bm->dma_cb(bm, 0);
2947 }
2948 }
2949
2950 static void ide_dma_restart(IDEState *s)
2951 {
2952 BMDMAState *bm = s->bmdma;
2953 ide_set_sector(s, bm->sector_num);
2954 s->io_buffer_index = 0;
2955 s->io_buffer_size = 0;
2956 s->nsector = bm->nsector;
2957 bm->cur_addr = bm->addr;
2958 bm->dma_cb = ide_write_dma_cb;
2959 ide_dma_start(s, bm->dma_cb);
2960 }
2961
2962 static void ide_dma_cancel(BMDMAState *bm)
2963 {
2964 if (bm->status & BM_STATUS_DMAING) {
2965 bm->status &= ~BM_STATUS_DMAING;
2966 /* cancel DMA request */
2967 bm->ide_if = NULL;
2968 bm->dma_cb = NULL;
2969 if (bm->aiocb) {
2970 #ifdef DEBUG_AIO
2971 printf("aio_cancel\n");
2972 #endif
2973 bdrv_aio_cancel(bm->aiocb);
2974 bm->aiocb = NULL;
2975 }
2976 }
2977 }
2978
2979 static void bmdma_cmd_writeb(void *opaque, uint32_t addr, uint32_t val)
2980 {
2981 BMDMAState *bm = opaque;
2982 #ifdef DEBUG_IDE
2983 printf("%s: 0x%08x\n", __func__, val);
2984 #endif
2985 if (!(val & BM_CMD_START)) {
2986 /* XXX: do it better */
2987 ide_dma_cancel(bm);
2988 bm->cmd = val & 0x09;
2989 } else {
2990 if (!(bm->status & BM_STATUS_DMAING)) {
2991 bm->status |= BM_STATUS_DMAING;
2992 /* start dma transfer if possible */
2993 if (bm->dma_cb)
2994 bm->dma_cb(bm, 0);
2995 }
2996 bm->cmd = val & 0x09;
2997 }
2998 }
2999
3000 static uint32_t bmdma_readb(void *opaque, uint32_t addr)
3001 {
3002 BMDMAState *bm = opaque;
3003 PCIIDEState *pci_dev;
3004 uint32_t val;
3005
3006 switch(addr & 3) {
3007 case 0:
3008 val = bm->cmd;
3009 break;
3010 case 1:
3011 pci_dev = bm->pci_dev;
3012 if (pci_dev->type == IDE_TYPE_CMD646) {
3013 val = pci_dev->dev.config[MRDMODE];
3014 } else {
3015 val = 0xff;
3016 }
3017 break;
3018 case 2:
3019 val = bm->status;
3020 break;
3021 case 3:
3022 pci_dev = bm->pci_dev;
3023 if (pci_dev->type == IDE_TYPE_CMD646) {
3024 if (bm == &pci_dev->bmdma[0])
3025 val = pci_dev->dev.config[UDIDETCR0];
3026 else
3027 val = pci_dev->dev.config[UDIDETCR1];
3028 } else {
3029 val = 0xff;
3030 }
3031 break;
3032 default:
3033 val = 0xff;
3034 break;
3035 }
3036 #ifdef DEBUG_IDE
3037 printf("bmdma: readb 0x%02x : 0x%02x\n", addr, val);
3038 #endif
3039 return val;
3040 }
3041
3042 static void bmdma_writeb(void *opaque, uint32_t addr, uint32_t val)
3043 {
3044 BMDMAState *bm = opaque;
3045 PCIIDEState *pci_dev;
3046 #ifdef DEBUG_IDE
3047 printf("bmdma: writeb 0x%02x : 0x%02x\n", addr, val);
3048 #endif
3049 switch(addr & 3) {
3050 case 1:
3051 pci_dev = bm->pci_dev;
3052 if (pci_dev->type == IDE_TYPE_CMD646) {
3053 pci_dev->dev.config[MRDMODE] =
3054 (pci_dev->dev.config[MRDMODE] & ~0x30) | (val & 0x30);
3055 cmd646_update_irq(pci_dev);
3056 }
3057 break;
3058 case 2:
3059 bm->status = (val & 0x60) | (bm->status & 1) | (bm->status & ~val & 0x06);
3060 break;
3061 case 3:
3062 pci_dev = bm->pci_dev;
3063 if (pci_dev->type == IDE_TYPE_CMD646) {
3064 if (bm == &pci_dev->bmdma[0])
3065 pci_dev->dev.config[UDIDETCR0] = val;
3066 else
3067 pci_dev->dev.config[UDIDETCR1] = val;
3068 }
3069 break;
3070 }
3071 }
3072
3073 static uint32_t bmdma_addr_readb(void *opaque, uint32_t addr)
3074 {
3075 BMDMAState *bm = opaque;
3076 uint32_t val;
3077 val = (bm->addr >> ((addr & 3) * 8)) & 0xff;
3078 #ifdef DEBUG_IDE
3079 printf("%s: 0x%08x\n", __func__, val);
3080 #endif
3081 return val;
3082 }
3083
3084 static void bmdma_addr_writeb(void *opaque, uint32_t addr, uint32_t val)
3085 {
3086 BMDMAState *bm = opaque;
3087 int shift = (addr & 3) * 8;
3088 #ifdef DEBUG_IDE
3089 printf("%s: 0x%08x\n", __func__, val);
3090 #endif
3091 bm->addr &= ~(0xFF << shift);
3092 bm->addr |= ((val & 0xFF) << shift) & ~3;
3093 bm->cur_addr = bm->addr;
3094 }
3095
3096 static uint32_t bmdma_addr_readw(void *opaque, uint32_t addr)
3097 {
3098 BMDMAState *bm = opaque;
3099 uint32_t val;
3100 val = (bm->addr >> ((addr & 3) * 8)) & 0xffff;
3101 #ifdef DEBUG_IDE
3102 printf("%s: 0x%08x\n", __func__, val);
3103 #endif
3104 return val;
3105 }
3106
3107 static void bmdma_addr_writew(void *opaque, uint32_t addr, uint32_t val)
3108 {
3109 BMDMAState *bm = opaque;
3110 int shift = (addr & 3) * 8;
3111 #ifdef DEBUG_IDE
3112 printf("%s: 0x%08x\n", __func__, val);
3113 #endif
3114 bm->addr &= ~(0xFFFF << shift);
3115 bm->addr |= ((val & 0xFFFF) << shift) & ~3;
3116 bm->cur_addr = bm->addr;
3117 }
3118
3119 static uint32_t bmdma_addr_readl(void *opaque, uint32_t addr)
3120 {
3121 BMDMAState *bm = opaque;
3122 uint32_t val;
3123 val = bm->addr;
3124 #ifdef DEBUG_IDE
3125 printf("%s: 0x%08x\n", __func__, val);
3126 #endif
3127 return val;
3128 }
3129
3130 static void bmdma_addr_writel(void *opaque, uint32_t addr, uint32_t val)
3131 {
3132 BMDMAState *bm = opaque;
3133 #ifdef DEBUG_IDE
3134 printf("%s: 0x%08x\n", __func__, val);
3135 #endif
3136 bm->addr = val & ~3;
3137 bm->cur_addr = bm->addr;
3138 }
3139
3140 static void bmdma_map(PCIDevice *pci_dev, int region_num,
3141 uint32_t addr, uint32_t size, int type)
3142 {
3143 PCIIDEState *d = (PCIIDEState *)pci_dev;
3144 int i;
3145
3146 for(i = 0;i < 2; i++) {
3147 BMDMAState *bm = &d->bmdma[i];
3148 d->ide_if[2 * i].bmdma = bm;
3149 d->ide_if[2 * i + 1].bmdma = bm;
3150 bm->pci_dev = (PCIIDEState *)pci_dev;
3151 qemu_add_vm_change_state_handler(ide_dma_restart_cb, bm);
3152
3153 register_ioport_write(addr, 1, 1, bmdma_cmd_writeb, bm);
3154
3155 register_ioport_write(addr + 1, 3, 1, bmdma_writeb, bm);
3156 register_ioport_read(addr, 4, 1, bmdma_readb, bm);
3157
3158 register_ioport_write(addr + 4, 4, 1, bmdma_addr_writeb, bm);
3159 register_ioport_read(addr + 4, 4, 1, bmdma_addr_readb, bm);
3160 register_ioport_write(addr + 4, 4, 2, bmdma_addr_writew, bm);
3161 register_ioport_read(addr + 4, 4, 2, bmdma_addr_readw, bm);
3162 register_ioport_write(addr + 4, 4, 4, bmdma_addr_writel, bm);
3163 register_ioport_read(addr + 4, 4, 4, bmdma_addr_readl, bm);
3164 addr += 8;
3165 }
3166 }
3167
3168 static void pci_ide_save(QEMUFile* f, void *opaque)
3169 {
3170 PCIIDEState *d = opaque;
3171 int i;
3172
3173 pci_device_save(&d->dev, f);
3174
3175 for(i = 0; i < 2; i++) {
3176 BMDMAState *bm = &d->bmdma[i];
3177 uint8_t ifidx;
3178 qemu_put_8s(f, &bm->cmd);
3179 qemu_put_8s(f, &bm->status);
3180 qemu_put_be32s(f, &bm->addr);
3181 qemu_put_sbe64s(f, &bm->sector_num);
3182 qemu_put_be32s(f, &bm->nsector);
3183 ifidx = bm->ide_if ? bm->ide_if - d->ide_if : 0;
3184 qemu_put_8s(f, &ifidx);
3185 /* XXX: if a transfer is pending, we do not save it yet */
3186 }
3187
3188 /* per IDE interface data */
3189 for(i = 0; i < 2; i++) {
3190 IDEState *s = &d->ide_if[i * 2];
3191 uint8_t drive1_selected;
3192 qemu_put_8s(f, &s->cmd);
3193 drive1_selected = (s->cur_drive != s);
3194 qemu_put_8s(f, &drive1_selected);
3195 }
3196
3197 /* per IDE drive data */
3198 for(i = 0; i < 4; i++) {
3199 ide_save(f, &d->ide_if[i]);
3200 }
3201 }
3202
3203 static int pci_ide_load(QEMUFile* f, void *opaque, int version_id)
3204 {
3205 PCIIDEState *d = opaque;
3206 int ret, i;
3207
3208 if (version_id != 2)
3209 return -EINVAL;
3210 ret = pci_device_load(&d->dev, f);
3211 if (ret < 0)
3212 return ret;
3213
3214 for(i = 0; i < 2; i++) {
3215 BMDMAState *bm = &d->bmdma[i];
3216 uint8_t ifidx;
3217 qemu_get_8s(f, &bm->cmd);
3218 qemu_get_8s(f, &bm->status);
3219 qemu_get_be32s(f, &bm->addr);
3220 qemu_get_sbe64s(f, &bm->sector_num);
3221 qemu_get_be32s(f, &bm->nsector);
3222 qemu_get_8s(f, &ifidx);
3223 bm->ide_if = &d->ide_if[ifidx];
3224 /* XXX: if a transfer is pending, we do not save it yet */
3225 }
3226
3227 /* per IDE interface data */
3228 for(i = 0; i < 2; i++) {
3229 IDEState *s = &d->ide_if[i * 2];
3230 uint8_t drive1_selected;
3231 qemu_get_8s(f, &s->cmd);
3232 qemu_get_8s(f, &drive1_selected);
3233 s->cur_drive = &d->ide_if[i * 2 + (drive1_selected != 0)];
3234 }
3235
3236 /* per IDE drive data */
3237 for(i = 0; i < 4; i++) {
3238 ide_load(f, &d->ide_if[i]);
3239 }
3240 return 0;
3241 }
3242
3243 /* XXX: call it also when the MRDMODE is changed from the PCI config
3244 registers */
3245 static void cmd646_update_irq(PCIIDEState *d)
3246 {
3247 int pci_level;
3248 pci_level = ((d->dev.config[MRDMODE] & MRDMODE_INTR_CH0) &&
3249 !(d->dev.config[MRDMODE] & MRDMODE_BLK_CH0)) ||
3250 ((d->dev.config[MRDMODE] & MRDMODE_INTR_CH1) &&
3251 !(d->dev.config[MRDMODE] & MRDMODE_BLK_CH1));
3252 qemu_set_irq(d->dev.irq[0], pci_level);
3253 }
3254
3255 /* the PCI irq level is the logical OR of the two channels */
3256 static void cmd646_set_irq(void *opaque, int channel, int level)
3257 {
3258 PCIIDEState *d = opaque;
3259 int irq_mask;
3260
3261 irq_mask = MRDMODE_INTR_CH0 << channel;
3262 if (level)
3263 d->dev.config[MRDMODE] |= irq_mask;
3264 else
3265 d->dev.config[MRDMODE] &= ~irq_mask;
3266 cmd646_update_irq(d);
3267 }
3268
3269 static void cmd646_reset(void *opaque)
3270 {
3271 PCIIDEState *d = opaque;
3272 unsigned int i;
3273
3274 for (i = 0; i < 2; i++)
3275 ide_dma_cancel(&d->bmdma[i]);
3276 }
3277
3278 /* CMD646 PCI IDE controller */
3279 void pci_cmd646_ide_init(PCIBus *bus, BlockDriverState **hd_table,
3280 int secondary_ide_enabled)
3281 {
3282 PCIIDEState *d;
3283 uint8_t *pci_conf;
3284 int i;
3285 qemu_irq *irq;
3286
3287 d = (PCIIDEState *)pci_register_device(bus, "CMD646 IDE",
3288 sizeof(PCIIDEState),
3289 -1,
3290 NULL, NULL);
3291 d->type = IDE_TYPE_CMD646;
3292 pci_conf = d->dev.config;
3293 pci_config_set_vendor_id(pci_conf, PCI_VENDOR_ID_CMD);
3294 pci_config_set_device_id(pci_conf, PCI_DEVICE_ID_CMD_646);
3295
3296 pci_conf[0x08] = 0x07; // IDE controller revision
3297 pci_conf[0x09] = 0x8f;
3298
3299 pci_config_set_class(pci_conf, PCI_CLASS_STORAGE_IDE);
3300 pci_conf[0x0e] = 0x00; // header_type
3301
3302 pci_conf[0x51] = 0x04; // enable IDE0
3303 if (secondary_ide_enabled) {
3304 /* XXX: if not enabled, really disable the seconday IDE controller */
3305 pci_conf[0x51] |= 0x08; /* enable IDE1 */
3306 }
3307
3308 pci_register_io_region((PCIDevice *)d, 0, 0x8,
3309 PCI_ADDRESS_SPACE_IO, ide_map);
3310 pci_register_io_region((PCIDevice *)d, 1, 0x4,
3311 PCI_ADDRESS_SPACE_IO, ide_map);
3312 pci_register_io_region((PCIDevice *)d, 2, 0x8,
3313 PCI_ADDRESS_SPACE_IO, ide_map);
3314 pci_register_io_region((PCIDevice *)d, 3, 0x4,
3315 PCI_ADDRESS_SPACE_IO, ide_map);
3316 pci_register_io_region((PCIDevice *)d, 4, 0x10,
3317 PCI_ADDRESS_SPACE_IO, bmdma_map);
3318
3319 pci_conf[0x3d] = 0x01; // interrupt on pin 1
3320
3321 for(i = 0; i < 4; i++)
3322 d->ide_if[i].pci_dev = (PCIDevice *)d;
3323
3324 irq = qemu_allocate_irqs(cmd646_set_irq, d, 2);
3325 ide_init2(&d->ide_if[0], hd_table[0], hd_table[1], irq[0]);
3326 ide_init2(&d->ide_if[2], hd_table[2], hd_table[3], irq[1]);
3327
3328 register_savevm("ide", 0, 2, pci_ide_save, pci_ide_load, d);
3329 qemu_register_reset(cmd646_reset, d);
3330 cmd646_reset(d);
3331 }
3332
3333 static void piix3_reset(void *opaque)
3334 {
3335 PCIIDEState *d = opaque;
3336 uint8_t *pci_conf = d->dev.config;
3337 int i;
3338
3339 for (i = 0; i < 2; i++)
3340 ide_dma_cancel(&d->bmdma[i]);
3341
3342 pci_conf[0x04] = 0x00;
3343 pci_conf[0x05] = 0x00;
3344 pci_conf[0x06] = 0x80; /* FBC */
3345 pci_conf[0x07] = 0x02; // PCI_status_devsel_medium
3346 pci_conf[0x20] = 0x01; /* BMIBA: 20-23h */
3347 }
3348
3349 /* hd_table must contain 4 block drivers */
3350 /* NOTE: for the PIIX3, the IRQs and IOports are hardcoded */
3351 void pci_piix3_ide_init(PCIBus *bus, BlockDriverState **hd_table, int devfn,
3352 qemu_irq *pic)
3353 {
3354 PCIIDEState *d;
3355 uint8_t *pci_conf;
3356 int i;
3357
3358 /* register a function 1 of PIIX3 */
3359 d = (PCIIDEState *)pci_register_device(bus, "PIIX3 IDE",
3360 sizeof(PCIIDEState),
3361 devfn,
3362 NULL, NULL);
3363 d->type = IDE_TYPE_PIIX3;
3364
3365 pci_conf = d->dev.config;
3366 pci_config_set_vendor_id(pci_conf, PCI_VENDOR_ID_INTEL);
3367 pci_config_set_device_id(pci_conf, PCI_DEVICE_ID_INTEL_82371SB_1);
3368 pci_conf[0x09] = 0x80; // legacy ATA mode
3369 pci_config_set_class(pci_conf, PCI_CLASS_STORAGE_IDE);
3370 pci_conf[0x0e] = 0x00; // header_type
3371
3372 qemu_register_reset(piix3_reset, d);
3373 piix3_reset(d);
3374
3375 pci_register_io_region((PCIDevice *)d, 4, 0x10,
3376 PCI_ADDRESS_SPACE_IO, bmdma_map);
3377
3378 ide_init2(&d->ide_if[0], hd_table[0], hd_table[1], pic[14]);
3379 ide_init2(&d->ide_if[2], hd_table[2], hd_table[3], pic[15]);
3380 ide_init_ioport(&d->ide_if[0], 0x1f0, 0x3f6);
3381 ide_init_ioport(&d->ide_if[2], 0x170, 0x376);
3382
3383 for (i = 0; i < 4; i++)
3384 if (hd_table[i])
3385 hd_table[i]->private = &d->dev;
3386
3387 register_savevm("ide", 0, 2, pci_ide_save, pci_ide_load, d);
3388 }
3389
3390 /* hd_table must contain 4 block drivers */
3391 /* NOTE: for the PIIX4, the IRQs and IOports are hardcoded */
3392 void pci_piix4_ide_init(PCIBus *bus, BlockDriverState **hd_table, int devfn,
3393 qemu_irq *pic)
3394 {
3395 PCIIDEState *d;
3396 uint8_t *pci_conf;
3397
3398 /* register a function 1 of PIIX4 */
3399 d = (PCIIDEState *)pci_register_device(bus, "PIIX4 IDE",
3400 sizeof(PCIIDEState),
3401 devfn,
3402 NULL, NULL);
3403 d->type = IDE_TYPE_PIIX4;
3404
3405 pci_conf = d->dev.config;
3406 pci_config_set_vendor_id(pci_conf, PCI_VENDOR_ID_INTEL);
3407 pci_config_set_device_id(pci_conf, PCI_DEVICE_ID_INTEL_82371AB);
3408 pci_conf[0x09] = 0x80; // legacy ATA mode
3409 pci_config_set_class(pci_conf, PCI_CLASS_STORAGE_IDE);
3410 pci_conf[0x0e] = 0x00; // header_type
3411
3412 qemu_register_reset(piix3_reset, d);
3413 piix3_reset(d);
3414
3415 pci_register_io_region((PCIDevice *)d, 4, 0x10,
3416 PCI_ADDRESS_SPACE_IO, bmdma_map);
3417
3418 ide_init2(&d->ide_if[0], hd_table[0], hd_table[1], pic[14]);
3419 ide_init2(&d->ide_if[2], hd_table[2], hd_table[3], pic[15]);
3420 ide_init_ioport(&d->ide_if[0], 0x1f0, 0x3f6);
3421 ide_init_ioport(&d->ide_if[2], 0x170, 0x376);
3422
3423 register_savevm("ide", 0, 2, pci_ide_save, pci_ide_load, d);
3424 }
3425
3426 #if defined(TARGET_PPC)
3427 /***********************************************************/
3428 /* MacIO based PowerPC IDE */
3429
3430 typedef struct MACIOIDEState {
3431 IDEState ide_if[2];
3432 void *dbdma;
3433 int stream_index;
3434 } MACIOIDEState;
3435
3436 static int pmac_atapi_read(DBDMA_transfer *info, DBDMA_transfer_cb cb)
3437 {
3438 MACIOIDEState *m = info->opaque;
3439 IDEState *s = m->ide_if->cur_drive;
3440 int ret;
3441
3442 if (s->lba == -1)
3443 return 0;
3444
3445 info->buf_pos = 0;
3446
3447 while (info->buf_pos < info->len && s->packet_transfer_size > 0) {
3448
3449 ret = cd_read_sector(s->bs, s->lba, s->io_buffer, s->cd_sector_size);
3450 if (ret < 0) {
3451 ide_transfer_stop(s);
3452 ide_atapi_io_error(s, ret);
3453 return info->buf_pos;
3454 }
3455
3456 info->buf = s->io_buffer + m->stream_index;
3457
3458 info->buf_len = s->cd_sector_size;
3459 if (info->buf_pos + info->buf_len > info->len)
3460 info->buf_len = info->len - info->buf_pos;
3461
3462 cb(info);
3463
3464 /* db-dma can ask for 512 bytes whereas block size is 2048... */
3465
3466 m->stream_index += info->buf_len;
3467 s->lba += m->stream_index / s->cd_sector_size;
3468 m->stream_index %= s->cd_sector_size;
3469
3470 info->buf_pos += info->buf_len;
3471 s->packet_transfer_size -= info->buf_len;
3472 }
3473 if (s->packet_transfer_size <= 0) {
3474 s->status = READY_STAT | SEEK_STAT;
3475 s->nsector = (s->nsector & ~7) | ATAPI_INT_REASON_IO
3476 | ATAPI_INT_REASON_CD;
3477 ide_set_irq(s);
3478 }
3479
3480 return info->buf_pos;
3481 }
3482
3483 static int pmac_ide_transfer(DBDMA_transfer *info,
3484 DBDMA_transfer_cb cb)
3485 {
3486 MACIOIDEState *m = info->opaque;
3487 IDEState *s = m->ide_if->cur_drive;
3488 int64_t sector_num;
3489 int ret, n;
3490
3491 if (s->is_cdrom)
3492 return pmac_atapi_read(info, cb);
3493
3494 info->buf = s->io_buffer;
3495 info->buf_pos = 0;
3496 while (info->buf_pos < info->len && s->nsector > 0) {
3497
3498 sector_num = ide_get_sector(s);
3499
3500 n = s->nsector;
3501 if (n > IDE_DMA_BUF_SECTORS)
3502 n = IDE_DMA_BUF_SECTORS;
3503
3504 info->buf_len = n << 9;
3505 if (info->buf_pos + info->buf_len > info->len)
3506 info->buf_len = info->len - info->buf_pos;
3507 n = info->buf_len >> 9;
3508
3509 if (s->is_read) {
3510 ret = bdrv_read(s->bs, sector_num, s->io_buffer, n);
3511 if (ret == 0)
3512 cb(info);
3513 } else {
3514 cb(info);
3515 ret = bdrv_write(s->bs, sector_num, s->io_buffer, n);
3516 }
3517
3518 if (ret != 0) {
3519 ide_rw_error(s);
3520 return info->buf_pos;
3521 }
3522
3523 info->buf_pos += n << 9;
3524 ide_set_sector(s, sector_num + n);
3525 s->nsector -= n;
3526 }
3527
3528 if (s->nsector <= 0) {
3529 s->status = READY_STAT | SEEK_STAT;
3530 ide_set_irq(s);
3531 }
3532
3533 return info->buf_pos;
3534 }
3535
3536 /* PowerMac IDE memory IO */
3537 static void pmac_ide_writeb (void *opaque,
3538 target_phys_addr_t addr, uint32_t val)
3539 {
3540 MACIOIDEState *d = opaque;
3541
3542 addr = (addr & 0xFFF) >> 4;
3543 switch (addr) {
3544 case 1 ... 7:
3545 ide_ioport_write(d->ide_if, addr, val);
3546 break;
3547 case 8:
3548 case 22:
3549 ide_cmd_write(d->ide_if, 0, val);
3550 break;
3551 default:
3552 break;
3553 }
3554 }
3555
3556 static uint32_t pmac_ide_readb (void *opaque,target_phys_addr_t addr)
3557 {
3558 uint8_t retval;
3559 MACIOIDEState *d = opaque;
3560
3561 addr = (addr & 0xFFF) >> 4;
3562 switch (addr) {
3563 case 1 ... 7:
3564 retval = ide_ioport_read(d->ide_if, addr);
3565 break;
3566 case 8:
3567 case 22:
3568 retval = ide_status_read(d->ide_if, 0);
3569 break;
3570 default:
3571 retval = 0xFF;
3572 break;
3573 }
3574 return retval;
3575 }
3576
3577 static void pmac_ide_writew (void *opaque,
3578 target_phys_addr_t addr, uint32_t val)
3579 {
3580 MACIOIDEState *d = opaque;
3581
3582 addr = (addr & 0xFFF) >> 4;
3583 #ifdef TARGET_WORDS_BIGENDIAN
3584 val = bswap16(val);
3585 #endif
3586 if (addr == 0) {
3587 ide_data_writew(d->ide_if, 0, val);
3588 }
3589 }
3590
3591 static uint32_t pmac_ide_readw (void *opaque,target_phys_addr_t addr)
3592 {
3593 uint16_t retval;
3594 MACIOIDEState *d = opaque;
3595
3596 addr = (addr & 0xFFF) >> 4;
3597 if (addr == 0) {
3598 retval = ide_data_readw(d->ide_if, 0);
3599 } else {
3600 retval = 0xFFFF;
3601 }
3602 #ifdef TARGET_WORDS_BIGENDIAN
3603 retval = bswap16(retval);
3604 #endif
3605 return retval;
3606 }
3607
3608 static void pmac_ide_writel (void *opaque,
3609 target_phys_addr_t addr, uint32_t val)
3610 {
3611 MACIOIDEState *d = opaque;
3612
3613 addr = (addr & 0xFFF) >> 4;
3614 #ifdef TARGET_WORDS_BIGENDIAN
3615 val = bswap32(val);
3616 #endif
3617 if (addr == 0) {
3618 ide_data_writel(d->ide_if, 0, val);
3619 }
3620 }
3621
3622 static uint32_t pmac_ide_readl (void *opaque,target_phys_addr_t addr)
3623 {
3624 uint32_t retval;
3625 MACIOIDEState *d = opaque;
3626
3627 addr = (addr & 0xFFF) >> 4;
3628 if (addr == 0) {
3629 retval = ide_data_readl(d->ide_if, 0);
3630 } else {
3631 retval = 0xFFFFFFFF;
3632 }
3633 #ifdef TARGET_WORDS_BIGENDIAN
3634 retval = bswap32(retval);
3635 #endif
3636 return retval;
3637 }
3638
3639 static CPUWriteMemoryFunc *pmac_ide_write[] = {
3640 pmac_ide_writeb,
3641 pmac_ide_writew,
3642 pmac_ide_writel,
3643 };
3644
3645 static CPUReadMemoryFunc *pmac_ide_read[] = {
3646 pmac_ide_readb,
3647 pmac_ide_readw,
3648 pmac_ide_readl,
3649 };
3650
3651 static void pmac_ide_save(QEMUFile *f, void *opaque)
3652 {
3653 MACIOIDEState *d = opaque;
3654 IDEState *s = d->ide_if;
3655 uint8_t drive1_selected;
3656 unsigned int i;
3657
3658 /* per IDE interface data */
3659 qemu_put_8s(f, &s->cmd);
3660 drive1_selected = (s->cur_drive != s);
3661 qemu_put_8s(f, &drive1_selected);
3662
3663 /* per IDE drive data */
3664 for(i = 0; i < 2; i++) {
3665 ide_save(f, &s[i]);
3666 }
3667 }
3668
3669 static int pmac_ide_load(QEMUFile *f, void *opaque, int version_id)
3670 {
3671 MACIOIDEState *d = opaque;
3672 IDEState *s = d->ide_if;
3673 uint8_t drive1_selected;
3674 unsigned int i;
3675
3676 if (version_id != 1)
3677 return -EINVAL;
3678
3679 /* per IDE interface data */
3680 qemu_get_8s(f, &s->cmd);
3681 qemu_get_8s(f, &drive1_selected);
3682 s->cur_drive = &s[(drive1_selected != 0)];
3683
3684 /* per IDE drive data */
3685 for(i = 0; i < 2; i++) {
3686 ide_load(f, &s[i]);
3687 }
3688 return 0;
3689 }
3690
3691 static void pmac_ide_reset(void *opaque)
3692 {
3693 MACIOIDEState *d = opaque;
3694 IDEState *s = d->ide_if;
3695
3696 ide_reset(&s[0]);
3697 ide_reset(&s[1]);
3698 }
3699
3700 /* hd_table must contain 4 block drivers */
3701 /* PowerMac uses memory mapped registers, not I/O. Return the memory
3702 I/O index to access the ide. */
3703 int pmac_ide_init (BlockDriverState **hd_table, qemu_irq irq,
3704 void *dbdma, int channel, qemu_irq dma_irq)
3705 {
3706 MACIOIDEState *d;
3707 int pmac_ide_memory;
3708
3709 d = qemu_mallocz(sizeof(MACIOIDEState));
3710 ide_init2(d->ide_if, hd_table[0], hd_table[1], irq);
3711
3712 if (dbdma) {
3713 d->dbdma = dbdma;
3714 DBDMA_register_channel(dbdma, channel, dma_irq, pmac_ide_transfer, d);
3715 }
3716
3717 pmac_ide_memory = cpu_register_io_memory(0, pmac_ide_read,
3718 pmac_ide_write, d);
3719 register_savevm("ide", 0, 1, pmac_ide_save, pmac_ide_load, d);
3720 qemu_register_reset(pmac_ide_reset, d);
3721 pmac_ide_reset(d);
3722
3723 return pmac_ide_memory;
3724 }
3725 #endif /* TARGET_PPC */
3726
3727 /***********************************************************/
3728 /* MMIO based ide port
3729 * This emulates IDE device connected directly to the CPU bus without
3730 * dedicated ide controller, which is often seen on embedded boards.
3731 */
3732
3733 typedef struct {
3734 void *dev;
3735 int shift;
3736 } MMIOState;
3737
3738 static uint32_t mmio_ide_read (void *opaque, target_phys_addr_t addr)
3739 {
3740 MMIOState *s = (MMIOState*)opaque;
3741 IDEState *ide = (IDEState*)s->dev;
3742 addr >>= s->shift;
3743 if (addr & 7)
3744 return ide_ioport_read(ide, addr);
3745 else
3746 return ide_data_readw(ide, 0);
3747 }
3748
3749 static void mmio_ide_write (void *opaque, target_phys_addr_t addr,
3750 uint32_t val)
3751 {
3752 MMIOState *s = (MMIOState*)opaque;
3753 IDEState *ide = (IDEState*)s->dev;
3754 addr >>= s->shift;
3755 if (addr & 7)
3756 ide_ioport_write(ide, addr, val);
3757 else
3758 ide_data_writew(ide, 0, val);
3759 }
3760
3761 static CPUReadMemoryFunc *mmio_ide_reads[] = {
3762 mmio_ide_read,
3763 mmio_ide_read,
3764 mmio_ide_read,
3765 };
3766
3767 static CPUWriteMemoryFunc *mmio_ide_writes[] = {
3768 mmio_ide_write,
3769 mmio_ide_write,
3770 mmio_ide_write,
3771 };
3772
3773 static uint32_t mmio_ide_status_read (void *opaque, target_phys_addr_t addr)
3774 {
3775 MMIOState *s= (MMIOState*)opaque;
3776 IDEState *ide = (IDEState*)s->dev;
3777 return ide_status_read(ide, 0);
3778 }
3779
3780 static void mmio_ide_cmd_write (void *opaque, target_phys_addr_t addr,
3781 uint32_t val)
3782 {
3783 MMIOState *s = (MMIOState*)opaque;
3784 IDEState *ide = (IDEState*)s->dev;
3785 ide_cmd_write(ide, 0, val);
3786 }
3787
3788 static CPUReadMemoryFunc *mmio_ide_status[] = {
3789 mmio_ide_status_read,
3790 mmio_ide_status_read,
3791 mmio_ide_status_read,
3792 };
3793
3794 static CPUWriteMemoryFunc *mmio_ide_cmd[] = {
3795 mmio_ide_cmd_write,
3796 mmio_ide_cmd_write,
3797 mmio_ide_cmd_write,
3798 };
3799
3800 void mmio_ide_init (target_phys_addr_t membase, target_phys_addr_t membase2,
3801 qemu_irq irq, int shift,
3802 BlockDriverState *hd0, BlockDriverState *hd1)
3803 {
3804 MMIOState *s = qemu_mallocz(sizeof(MMIOState));
3805 IDEState *ide = qemu_mallocz(sizeof(IDEState) * 2);
3806 int mem1, mem2;
3807
3808 ide_init2(ide, hd0, hd1, irq);
3809
3810 s->dev = ide;
3811 s->shift = shift;
3812
3813 mem1 = cpu_register_io_memory(0, mmio_ide_reads, mmio_ide_writes, s);
3814 mem2 = cpu_register_io_memory(0, mmio_ide_status, mmio_ide_cmd, s);
3815 cpu_register_physical_memory(membase, 16 << shift, mem1);
3816 cpu_register_physical_memory(membase2, 2 << shift, mem2);
3817 }
3818
3819 /***********************************************************/
3820 /* CF-ATA Microdrive */
3821
3822 #define METADATA_SIZE 0x20
3823
3824 /* DSCM-1XXXX Microdrive hard disk with CF+ II / PCMCIA interface. */
3825 struct md_s {
3826 IDEState ide[2];
3827 struct pcmcia_card_s card;
3828 uint32_t attr_base;
3829 uint32_t io_base;
3830
3831 /* Card state */
3832 uint8_t opt;
3833 uint8_t stat;
3834 uint8_t pins;
3835
3836 uint8_t ctrl;
3837 uint16_t io;
3838 int cycle;
3839 };
3840
3841 /* Register bitfields */
3842 enum md_opt {
3843 OPT_MODE_MMAP = 0,
3844 OPT_MODE_IOMAP16 = 1,
3845 OPT_MODE_IOMAP1 = 2,
3846 OPT_MODE_IOMAP2 = 3,
3847 OPT_MODE = 0x3f,
3848 OPT_LEVIREQ = 0x40,
3849 OPT_SRESET = 0x80,
3850 };
3851 enum md_cstat {
3852 STAT_INT = 0x02,
3853 STAT_PWRDWN = 0x04,
3854 STAT_XE = 0x10,
3855 STAT_IOIS8 = 0x20,
3856 STAT_SIGCHG = 0x40,
3857 STAT_CHANGED = 0x80,
3858 };
3859 enum md_pins {
3860 PINS_MRDY = 0x02,
3861 PINS_CRDY = 0x20,
3862 };
3863 enum md_ctrl {
3864 CTRL_IEN = 0x02,
3865 CTRL_SRST = 0x04,
3866 };
3867
3868 static inline void md_interrupt_update(struct md_s *s)
3869 {
3870 if (!s->card.slot)
3871 return;
3872
3873 qemu_set_irq(s->card.slot->irq,
3874 !(s->stat & STAT_INT) && /* Inverted */
3875 !(s->ctrl & (CTRL_IEN | CTRL_SRST)) &&
3876 !(s->opt & OPT_SRESET));
3877 }
3878
3879 static void md_set_irq(void *opaque, int irq, int level)
3880 {
3881 struct md_s *s = (struct md_s *) opaque;
3882 if (level)
3883 s->stat |= STAT_INT;
3884 else
3885 s->stat &= ~STAT_INT;
3886
3887 md_interrupt_update(s);
3888 }
3889
3890 static void md_reset(struct md_s *s)
3891 {
3892 s->opt = OPT_MODE_MMAP;
3893 s->stat = 0;
3894 s->pins = 0;
3895 s->cycle = 0;
3896 s->ctrl = 0;
3897 ide_reset(s->ide);
3898 }
3899
3900 static uint8_t md_attr_read(void *opaque, uint32_t at)
3901 {
3902 struct md_s *s = (struct md_s *) opaque;
3903 if (at < s->attr_base) {
3904 if (at < s->card.cis_len)
3905 return s->card.cis[at];
3906 else
3907 return 0x00;
3908 }
3909
3910 at -= s->attr_base;
3911
3912 switch (at) {
3913 case 0x00: /* Configuration Option Register */
3914 return s->opt;
3915 case 0x02: /* Card Configuration Status Register */
3916 if (s->ctrl & CTRL_IEN)
3917 return s->stat & ~STAT_INT;
3918 else
3919 return s->stat;
3920 case 0x04: /* Pin Replacement Register */
3921 return (s->pins & PINS_CRDY) | 0x0c;
3922 case 0x06: /* Socket and Copy Register */
3923 return 0x00;
3924 #ifdef VERBOSE
3925 default:
3926 printf("%s: Bad attribute space register %02x\n", __FUNCTION__, at);
3927 #endif
3928 }
3929
3930 return 0;
3931 }
3932
3933 static void md_attr_write(void *opaque, uint32_t at, uint8_t value)
3934 {
3935 struct md_s *s = (struct md_s *) opaque;
3936 at -= s->attr_base;
3937
3938 switch (at) {
3939 case 0x00: /* Configuration Option Register */
3940 s->opt = value & 0xcf;
3941 if (value & OPT_SRESET)
3942 md_reset(s);
3943 md_interrupt_update(s);
3944 break;
3945 case 0x02: /* Card Configuration Status Register */
3946 if ((s->stat ^ value) & STAT_PWRDWN)
3947 s->pins |= PINS_CRDY;
3948 s->stat &= 0x82;
3949 s->stat |= value & 0x74;
3950 md_interrupt_update(s);
3951 /* Word 170 in Identify Device must be equal to STAT_XE */
3952 break;
3953 case 0x04: /* Pin Replacement Register */
3954 s->pins &= PINS_CRDY;
3955 s->pins |= value & PINS_MRDY;
3956 break;
3957 case 0x06: /* Socket and Copy Register */
3958 break;
3959 default:
3960 printf("%s: Bad attribute space register %02x\n", __FUNCTION__, at);
3961 }
3962 }
3963
3964 static uint16_t md_common_read(void *opaque, uint32_t at)
3965 {
3966 struct md_s *s = (struct md_s *) opaque;
3967 uint16_t ret;
3968 at -= s->io_base;
3969
3970 switch (s->opt & OPT_MODE) {
3971 case OPT_MODE_MMAP:
3972 if ((at & ~0x3ff) == 0x400)
3973 at = 0;
3974 break;
3975 case OPT_MODE_IOMAP16:
3976 at &= 0xf;
3977 break;
3978 case OPT_MODE_IOMAP1:
3979 if ((at & ~0xf) == 0x3f0)
3980 at -= 0x3e8;
3981 else if ((at & ~0xf) == 0x1f0)
3982 at -= 0x1f0;
3983 break;
3984 case OPT_MODE_IOMAP2:
3985 if ((at & ~0xf) == 0x370)
3986 at -= 0x368;
3987 else if ((at & ~0xf) == 0x170)
3988 at -= 0x170;
3989 }
3990
3991 switch (at) {
3992 case 0x0: /* Even RD Data */
3993 case 0x8:
3994 return ide_data_readw(s->ide, 0);
3995
3996 /* TODO: 8-bit accesses */
3997 if (s->cycle)
3998 ret = s->io >> 8;
3999 else {
4000 s->io = ide_data_readw(s->ide, 0);
4001 ret = s->io & 0xff;
4002 }
4003 s->cycle = !s->cycle;
4004 return ret;
4005 case 0x9: /* Odd RD Data */
4006 return s->io >> 8;
4007 case 0xd: /* Error */
4008 return ide_ioport_read(s->ide, 0x1);
4009 case 0xe: /* Alternate Status */
4010 if (s->ide->cur_drive->bs)
4011 return s->ide->cur_drive->status;
4012 else
4013 return 0;
4014 case 0xf: /* Device Address */
4015 return 0xc2 | ((~s->ide->select << 2) & 0x3c);
4016 default:
4017 return ide_ioport_read(s->ide, at);
4018 }
4019
4020 return 0;
4021 }
4022
4023 static void md_common_write(void *opaque, uint32_t at, uint16_t value)
4024 {
4025 struct md_s *s = (struct md_s *) opaque;
4026 at -= s->io_base;
4027
4028 switch (s->opt & OPT_MODE) {
4029 case OPT_MODE_MMAP:
4030 if ((at & ~0x3ff) == 0x400)
4031 at = 0;
4032 break;
4033 case OPT_MODE_IOMAP16:
4034 at &= 0xf;
4035 break;
4036 case OPT_MODE_IOMAP1:
4037 if ((at & ~0xf) == 0x3f0)
4038 at -= 0x3e8;
4039 else if ((at & ~0xf) == 0x1f0)
4040 at -= 0x1f0;
4041 break;
4042 case OPT_MODE_IOMAP2:
4043 if ((at & ~0xf) == 0x370)
4044 at -= 0x368;
4045 else if ((at & ~0xf) == 0x170)
4046 at -= 0x170;
4047 }
4048
4049 switch (at) {
4050 case 0x0: /* Even WR Data */
4051 case 0x8:
4052 ide_data_writew(s->ide, 0, value);
4053 break;
4054
4055 /* TODO: 8-bit accesses */
4056 if (s->cycle)
4057 ide_data_writew(s->ide, 0, s->io | (value << 8));
4058 else
4059 s->io = value & 0xff;
4060 s->cycle = !s->cycle;
4061 break;
4062 case 0x9:
4063 s->io = value & 0xff;
4064 s->cycle = !s->cycle;
4065 break;
4066 case 0xd: /* Features */
4067 ide_ioport_write(s->ide, 0x1, value);
4068 break;
4069 case 0xe: /* Device Control */
4070 s->ctrl = value;
4071 if (value & CTRL_SRST)
4072 md_reset(s);
4073 md_interrupt_update(s);
4074 break;
4075 default:
4076 if (s->stat & STAT_PWRDWN) {
4077 s->pins |= PINS_CRDY;
4078 s->stat &= ~STAT_PWRDWN;
4079 }
4080 ide_ioport_write(s->ide, at, value);
4081 }
4082 }
4083
4084 static void md_save(QEMUFile *f, void *opaque)
4085 {
4086 struct md_s *s = (struct md_s *) opaque;
4087 int i;
4088 uint8_t drive1_selected;
4089
4090 qemu_put_8s(f, &s->opt);
4091 qemu_put_8s(f, &s->stat);
4092 qemu_put_8s(f, &s->pins);
4093
4094 qemu_put_8s(f, &s->ctrl);
4095 qemu_put_be16s(f, &s->io);
4096 qemu_put_byte(f, s->cycle);
4097
4098 drive1_selected = (s->ide->cur_drive != s->ide);
4099 qemu_put_8s(f, &s->ide->cmd);
4100 qemu_put_8s(f, &drive1_selected);
4101
4102 for (i = 0; i < 2; i ++)
4103 ide_save(f, &s->ide[i]);
4104 }
4105
4106 static int md_load(QEMUFile *f, void *opaque, int version_id)
4107 {
4108 struct md_s *s = (struct md_s *) opaque;
4109 int i;
4110 uint8_t drive1_selected;
4111
4112 qemu_get_8s(f, &s->opt);
4113 qemu_get_8s(f, &s->stat);
4114 qemu_get_8s(f, &s->pins);
4115
4116 qemu_get_8s(f, &s->ctrl);
4117 qemu_get_be16s(f, &s->io);
4118 s->cycle = qemu_get_byte(f);
4119
4120 qemu_get_8s(f, &s->ide->cmd);
4121 qemu_get_8s(f, &drive1_selected);
4122 s->ide->cur_drive = &s->ide[(drive1_selected != 0)];
4123
4124 for (i = 0; i < 2; i ++)
4125 ide_load(f, &s->ide[i]);
4126
4127 return 0;
4128 }
4129
4130 static const uint8_t dscm1xxxx_cis[0x14a] = {
4131 [0x000] = CISTPL_DEVICE, /* 5V Device Information */
4132 [0x002] = 0x03, /* Tuple length = 4 bytes */
4133 [0x004] = 0xdb, /* ID: DTYPE_FUNCSPEC, non WP, DSPEED_150NS */
4134 [0x006] = 0x01, /* Size = 2K bytes */
4135 [0x008] = CISTPL_ENDMARK,
4136
4137 [0x00a] = CISTPL_DEVICE_OC, /* Additional Device Information */
4138 [0x00c] = 0x04, /* Tuple length = 4 byest */
4139 [0x00e] = 0x03, /* Conditions: Ext = 0, Vcc 3.3V, MWAIT = 1 */
4140 [0x010] = 0xdb, /* ID: DTYPE_FUNCSPEC, non WP, DSPEED_150NS */
4141 [0x012] = 0x01, /* Size = 2K bytes */
4142 [0x014] = CISTPL_ENDMARK,
4143
4144 [0x016] = CISTPL_JEDEC_C, /* JEDEC ID */
4145 [0x018] = 0x02, /* Tuple length = 2 bytes */
4146 [0x01a] = 0xdf, /* PC Card ATA with no Vpp required */
4147 [0x01c] = 0x01,
4148
4149 [0x01e] = CISTPL_MANFID, /* Manufacture ID */
4150 [0x020] = 0x04, /* Tuple length = 4 bytes */
4151 [0x022] = 0xa4, /* TPLMID_MANF = 00a4 (IBM) */
4152 [0x024] = 0x00,
4153 [0x026] = 0x00, /* PLMID_CARD = 0000 */
4154 [0x028] = 0x00,
4155
4156 [0x02a] = CISTPL_VERS_1, /* Level 1 Version */
4157 [0x02c] = 0x12, /* Tuple length = 23 bytes */
4158 [0x02e] = 0x04, /* Major Version = JEIDA 4.2 / PCMCIA 2.1 */
4159 [0x030] = 0x01, /* Minor Version = 1 */
4160 [0x032] = 'I',
4161 [0x034] = 'B',
4162 [0x036] = 'M',
4163 [0x038] = 0x00,
4164 [0x03a] = 'm',
4165 [0x03c] = 'i',
4166 [0x03e] = 'c',
4167 [0x040] = 'r',
4168 [0x042] = 'o',
4169 [0x044] = 'd',
4170 [0x046] = 'r',
4171 [0x048] = 'i',
4172 [0x04a] = 'v',
4173 [0x04c] = 'e',
4174 [0x04e] = 0x00,
4175 [0x050] = CISTPL_ENDMARK,
4176
4177 [0x052] = CISTPL_FUNCID, /* Function ID */
4178 [0x054] = 0x02, /* Tuple length = 2 bytes */
4179 [0x056] = 0x04, /* TPLFID_FUNCTION = Fixed Disk */
4180 [0x058] = 0x01, /* TPLFID_SYSINIT: POST = 1, ROM = 0 */
4181
4182 [0x05a] = CISTPL_FUNCE, /* Function Extension */
4183 [0x05c] = 0x02, /* Tuple length = 2 bytes */
4184 [0x05e] = 0x01, /* TPLFE_TYPE = Disk Device Interface */
4185 [0x060] = 0x01, /* TPLFE_DATA = PC Card ATA Interface */
4186
4187 [0x062] = CISTPL_FUNCE, /* Function Extension */
4188 [0x064] = 0x03, /* Tuple length = 3 bytes */
4189 [0x066] = 0x02, /* TPLFE_TYPE = Basic PC Card ATA Interface */
4190 [0x068] = 0x08, /* TPLFE_DATA: Rotating, Unique, Single */
4191 [0x06a] = 0x0f, /* TPLFE_DATA: Sleep, Standby, Idle, Auto */
4192
4193 [0x06c] = CISTPL_CONFIG, /* Configuration */
4194 [0x06e] = 0x05, /* Tuple length = 5 bytes */
4195 [0x070] = 0x01, /* TPCC_RASZ = 2 bytes, TPCC_RMSZ = 1 byte */
4196 [0x072] = 0x07, /* TPCC_LAST = 7 */
4197 [0x074] = 0x00, /* TPCC_RADR = 0200 */
4198 [0x076] = 0x02,
4199 [0x078] = 0x0f, /* TPCC_RMSK = 200, 202, 204, 206 */
4200
4201 [0x07a] = CISTPL_CFTABLE_ENTRY, /* 16-bit PC Card Configuration */
4202 [0x07c] = 0x0b, /* Tuple length = 11 bytes */
4203 [0x07e] = 0xc0, /* TPCE_INDX = Memory Mode, Default, Iface */
4204 [0x080] = 0xc0, /* TPCE_IF = Memory, no BVDs, no WP, READY */
4205 [0x082] = 0xa1, /* TPCE_FS = Vcc only, no I/O, Memory, Misc */
4206 [0x084] = 0x27, /* NomV = 1, MinV = 1, MaxV = 1, Peakl = 1 */
4207 [0x086] = 0x55, /* NomV: 5.0 V */
4208 [0x088] = 0x4d, /* MinV: 4.5 V */
4209 [0x08a] = 0x5d, /* MaxV: 5.5 V */
4210 [0x08c] = 0x4e, /* Peakl: 450 mA */
4211 [0x08e] = 0x08, /* TPCE_MS = 1 window, 1 byte, Host address */
4212 [0x090] = 0x00, /* Window descriptor: Window length = 0 */
4213 [0x092] = 0x20, /* TPCE_MI: support power down mode, RW */
4214
4215 [0x094] = CISTPL_CFTABLE_ENTRY, /* 16-bit PC Card Configuration */
4216 [0x096] = 0x06, /* Tuple length = 6 bytes */
4217 [0x098] = 0x00, /* TPCE_INDX = Memory Mode, no Default */
4218 [0x09a] = 0x01, /* TPCE_FS = Vcc only, no I/O, no Memory */
4219 [0x09c] = 0x21, /* NomV = 1, MinV = 0, MaxV = 0, Peakl = 1 */
4220 [0x09e] = 0xb5, /* NomV: 3.3 V */
4221 [0x0a0] = 0x1e,
4222 [0x0a2] = 0x3e, /* Peakl: 350 mA */
4223
4224 [0x0a4] = CISTPL_CFTABLE_ENTRY, /* 16-bit PC Card Configuration */
4225 [0x0a6] = 0x0d, /* Tuple length = 13 bytes */
4226 [0x0a8] = 0xc1, /* TPCE_INDX = I/O and Memory Mode, Default */
4227 [0x0aa] = 0x41, /* TPCE_IF = I/O and Memory, no BVD, no WP */
4228 [0x0ac] = 0x99, /* TPCE_FS = Vcc only, I/O, Interrupt, Misc */
4229 [0x0ae] = 0x27, /* NomV = 1, MinV = 1, MaxV = 1, Peakl = 1 */
4230 [0x0b0] = 0x55, /* NomV: 5.0 V */
4231 [0x0b2] = 0x4d, /* MinV: 4.5 V */
4232 [0x0b4] = 0x5d, /* MaxV: 5.5 V */
4233 [0x0b6] = 0x4e, /* Peakl: 450 mA */
4234 [0x0b8] = 0x64, /* TPCE_IO = 16-byte boundary, 16/8 accesses */
4235 [0x0ba] = 0xf0, /* TPCE_IR = MASK, Level, Pulse, Share */
4236 [0x0bc] = 0xff, /* IRQ0..IRQ7 supported */
4237 [0x0be] = 0xff, /* IRQ8..IRQ15 supported */
4238 [0x0c0] = 0x20, /* TPCE_MI = support power down mode */
4239
4240 [0x0c2] = CISTPL_CFTABLE_ENTRY, /* 16-bit PC Card Configuration */
4241 [0x0c4] = 0x06, /* Tuple length = 6 bytes */
4242 [0x0c6] = 0x01, /* TPCE_INDX = I/O and Memory Mode */
4243 [0x0c8] = 0x01, /* TPCE_FS = Vcc only, no I/O, no Memory */
4244 [0x0ca] = 0x21, /* NomV = 1, MinV = 0, MaxV = 0, Peakl = 1 */
4245 [0x0cc] = 0xb5, /* NomV: 3.3 V */
4246 [0x0ce] = 0x1e,
4247 [0x0d0] = 0x3e, /* Peakl: 350 mA */
4248
4249 [0x0d2] = CISTPL_CFTABLE_ENTRY, /* 16-bit PC Card Configuration */
4250 [0x0d4] = 0x12, /* Tuple length = 18 bytes */
4251 [0x0d6] = 0xc2, /* TPCE_INDX = I/O Primary Mode */
4252 [0x0d8] = 0x41, /* TPCE_IF = I/O and Memory, no BVD, no WP */
4253 [0x0da] = 0x99, /* TPCE_FS = Vcc only, I/O, Interrupt, Misc */
4254 [0x0dc] = 0x27, /* NomV = 1, MinV = 1, MaxV = 1, Peakl = 1 */
4255 [0x0de] = 0x55, /* NomV: 5.0 V */
4256 [0x0e0] = 0x4d, /* MinV: 4.5 V */
4257 [0x0e2] = 0x5d, /* MaxV: 5.5 V */
4258 [0x0e4] = 0x4e, /* Peakl: 450 mA */
4259 [0x0e6] = 0xea, /* TPCE_IO = 1K boundary, 16/8 access, Range */
4260 [0x0e8] = 0x61, /* Range: 2 fields, 2 bytes addr, 1 byte len */
4261 [0x0ea] = 0xf0, /* Field 1 address = 0x01f0 */
4262 [0x0ec] = 0x01,
4263 [0x0ee] = 0x07, /* Address block length = 8 */
4264 [0x0f0] = 0xf6, /* Field 2 address = 0x03f6 */
4265 [0x0f2] = 0x03,
4266 [0x0f4] = 0x01, /* Address block length = 2 */
4267 [0x0f6] = 0xee, /* TPCE_IR = IRQ E, Level, Pulse, Share */
4268 [0x0f8] = 0x20, /* TPCE_MI = support power down mode */
4269
4270 [0x0fa] = CISTPL_CFTABLE_ENTRY, /* 16-bit PC Card Configuration */
4271 [0x0fc] = 0x06, /* Tuple length = 6 bytes */
4272 [0x0fe] = 0x02, /* TPCE_INDX = I/O Primary Mode, no Default */
4273 [0x100] = 0x01, /* TPCE_FS = Vcc only, no I/O, no Memory */
4274 [0x102] = 0x21, /* NomV = 1, MinV = 0, MaxV = 0, Peakl = 1 */
4275 [0x104] = 0xb5, /* NomV: 3.3 V */
4276 [0x106] = 0x1e,
4277 [0x108] = 0x3e, /* Peakl: 350 mA */
4278
4279 [0x10a] = CISTPL_CFTABLE_ENTRY, /* 16-bit PC Card Configuration */
4280 [0x10c] = 0x12, /* Tuple length = 18 bytes */
4281 [0x10e] = 0xc3, /* TPCE_INDX = I/O Secondary Mode, Default */
4282 [0x110] = 0x41, /* TPCE_IF = I/O and Memory, no BVD, no WP */
4283 [0x112] = 0x99, /* TPCE_FS = Vcc only, I/O, Interrupt, Misc */
4284 [0x114] = 0x27, /* NomV = 1, MinV = 1, MaxV = 1, Peakl = 1 */
4285 [0x116] = 0x55, /* NomV: 5.0 V */
4286 [0x118] = 0x4d, /* MinV: 4.5 V */
4287 [0x11a] = 0x5d, /* MaxV: 5.5 V */
4288 [0x11c] = 0x4e, /* Peakl: 450 mA */
4289 [0x11e] = 0xea, /* TPCE_IO = 1K boundary, 16/8 access, Range */
4290 [0x120] = 0x61, /* Range: 2 fields, 2 byte addr, 1 byte len */
4291 [0x122] = 0x70, /* Field 1 address = 0x0170 */
4292 [0x124] = 0x01,
4293 [0x126] = 0x07, /* Address block length = 8 */
4294 [0x128] = 0x76, /* Field 2 address = 0x0376 */
4295 [0x12a] = 0x03,
4296 [0x12c] = 0x01, /* Address block length = 2 */
4297 [0x12e] = 0xee, /* TPCE_IR = IRQ E, Level, Pulse, Share */
4298 [0x130] = 0x20, /* TPCE_MI = support power down mode */
4299
4300 [0x132] = CISTPL_CFTABLE_ENTRY, /* 16-bit PC Card Configuration */
4301 [0x134] = 0x06, /* Tuple length = 6 bytes */
4302 [0x136] = 0x03, /* TPCE_INDX = I/O Secondary Mode */
4303 [0x138] = 0x01, /* TPCE_FS = Vcc only, no I/O, no Memory */
4304 [0x13a] = 0x21, /* NomV = 1, MinV = 0, MaxV = 0, Peakl = 1 */
4305 [0x13c] = 0xb5, /* NomV: 3.3 V */
4306 [0x13e] = 0x1e,
4307 [0x140] = 0x3e, /* Peakl: 350 mA */
4308
4309 [0x142] = CISTPL_NO_LINK, /* No Link */
4310 [0x144] = 0x00, /* Tuple length = 0 bytes */
4311
4312 [0x146] = CISTPL_END, /* Tuple End */
4313 };
4314
4315 static int dscm1xxxx_attach(void *opaque)
4316 {
4317 struct md_s *md = (struct md_s *) opaque;
4318 md->card.attr_read = md_attr_read;
4319 md->card.attr_write = md_attr_write;
4320 md->card.common_read = md_common_read;
4321 md->card.common_write = md_common_write;
4322 md->card.io_read = md_common_read;
4323 md->card.io_write = md_common_write;
4324
4325 md->attr_base = md->card.cis[0x74] | (md->card.cis[0x76] << 8);
4326 md->io_base = 0x0;
4327
4328 md_reset(md);
4329 md_interrupt_update(md);
4330
4331 md->card.slot->card_string = "DSCM-1xxxx Hitachi Microdrive";
4332 return 0;
4333 }
4334
4335 static int dscm1xxxx_detach(void *opaque)
4336 {
4337 struct md_s *md = (struct md_s *) opaque;
4338 md_reset(md);
4339 return 0;
4340 }
4341
4342 struct pcmcia_card_s *dscm1xxxx_init(BlockDriverState *bdrv)
4343 {
4344 struct md_s *md = (struct md_s *) qemu_mallocz(sizeof(struct md_s));
4345 md->card.state = md;
4346 md->card.attach = dscm1xxxx_attach;
4347 md->card.detach = dscm1xxxx_detach;
4348 md->card.cis = dscm1xxxx_cis;
4349 md->card.cis_len = sizeof(dscm1xxxx_cis);
4350
4351 ide_init2(md->ide, bdrv, 0, qemu_allocate_irqs(md_set_irq, md, 1)[0]);
4352 md->ide->is_cf = 1;
4353 md->ide->mdata_size = METADATA_SIZE;
4354 md->ide->mdata_storage = (uint8_t *) qemu_mallocz(METADATA_SIZE);
4355
4356 register_savevm("microdrive", -1, 0, md_save, md_load, md);
4357
4358 return &md->card;
4359 }