4 Copyright (C) 2003 Thomas M. Ogrisegg <tom@fnord.at>
5 Copyright (C) 2003-2005 Fabrice Bellard
7 This library is free software; you can redistribute it and/or
8 modify it under the terms of the GNU Lesser General Public
9 License as published by the Free Software Foundation; either
10 version 2 of the License, or (at your option) any later version.
12 This library is distributed in the hope that it will be useful,
13 but WITHOUT ANY WARRANTY; without even the implied warranty of
14 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 Lesser General Public License for more details.
17 You should have received a copy of the GNU Lesser General Public
18 License along with this library; if not, write to the Free Software
19 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
25 Rest of V9 instructions, VIS instructions
26 NPC/PC static optimisations (use JUMP_TB when possible)
27 Optimize synthetic instructions
43 #define DYNAMIC_PC 1 /* dynamic pc value */
44 #define JUMP_PC 2 /* dynamic pc value which takes only two values
45 according to jump_pc[T2] */
47 typedef struct DisasContext
{
48 target_ulong pc
; /* current Program Counter: integer or DYNAMIC_PC */
49 target_ulong npc
; /* next PC: integer or DYNAMIC_PC or JUMP_PC */
50 target_ulong jump_pc
[2]; /* used when JUMP_PC pc value is used */
54 struct TranslationBlock
*tb
;
58 const unsigned char *name
;
59 target_ulong iu_version
;
64 static uint16_t *gen_opc_ptr
;
65 static uint32_t *gen_opparam_ptr
;
70 #define DEF(s,n,copy_size) INDEX_op_ ## s,
78 // This function uses non-native bit order
79 #define GET_FIELD(X, FROM, TO) \
80 ((X) >> (31 - (TO)) & ((1 << ((TO) - (FROM) + 1)) - 1))
82 // This function uses the order in the manuals, i.e. bit 0 is 2^0
83 #define GET_FIELD_SP(X, FROM, TO) \
84 GET_FIELD(X, 31 - (TO), 31 - (FROM))
86 #define GET_FIELDs(x,a,b) sign_extend (GET_FIELD(x,a,b), (b) - (a) + 1)
87 #define GET_FIELD_SPs(x,a,b) sign_extend (GET_FIELD_SP(x,a,b), 32 - ((b) - (a) + 1))
90 #define DFPREG(r) (((r & 1) << 6) | (r & 0x1e))
92 #define DFPREG(r) (r & 0x1e)
95 #ifdef USE_DIRECT_JUMP
98 #define TBPARAM(x) (long)(x)
101 static int sign_extend(int x
, int len
)
104 return (x
<< len
) >> len
;
107 #define IS_IMM (insn & (1<<13))
109 static void disas_sparc_insn(DisasContext
* dc
);
111 static GenOpFunc
* const gen_op_movl_TN_reg
[2][32] = {
182 static GenOpFunc
* const gen_op_movl_reg_TN
[3][32] = {
287 static GenOpFunc1
* const gen_op_movl_TN_im
[3] = {
293 // Sign extending version
294 static GenOpFunc1
* const gen_op_movl_TN_sim
[3] = {
300 #ifdef TARGET_SPARC64
301 #define GEN32(func, NAME) \
302 static GenOpFunc * const NAME ## _table [64] = { \
303 NAME ## 0, NAME ## 1, NAME ## 2, NAME ## 3, \
304 NAME ## 4, NAME ## 5, NAME ## 6, NAME ## 7, \
305 NAME ## 8, NAME ## 9, NAME ## 10, NAME ## 11, \
306 NAME ## 12, NAME ## 13, NAME ## 14, NAME ## 15, \
307 NAME ## 16, NAME ## 17, NAME ## 18, NAME ## 19, \
308 NAME ## 20, NAME ## 21, NAME ## 22, NAME ## 23, \
309 NAME ## 24, NAME ## 25, NAME ## 26, NAME ## 27, \
310 NAME ## 28, NAME ## 29, NAME ## 30, NAME ## 31, \
311 NAME ## 32, 0, NAME ## 34, 0, NAME ## 36, 0, NAME ## 38, 0, \
312 NAME ## 40, 0, NAME ## 42, 0, NAME ## 44, 0, NAME ## 46, 0, \
313 NAME ## 48, 0, NAME ## 50, 0, NAME ## 52, 0, NAME ## 54, 0, \
314 NAME ## 56, 0, NAME ## 58, 0, NAME ## 60, 0, NAME ## 62, 0, \
316 static inline void func(int n) \
318 NAME ## _table[n](); \
321 #define GEN32(func, NAME) \
322 static GenOpFunc *const NAME ## _table [32] = { \
323 NAME ## 0, NAME ## 1, NAME ## 2, NAME ## 3, \
324 NAME ## 4, NAME ## 5, NAME ## 6, NAME ## 7, \
325 NAME ## 8, NAME ## 9, NAME ## 10, NAME ## 11, \
326 NAME ## 12, NAME ## 13, NAME ## 14, NAME ## 15, \
327 NAME ## 16, NAME ## 17, NAME ## 18, NAME ## 19, \
328 NAME ## 20, NAME ## 21, NAME ## 22, NAME ## 23, \
329 NAME ## 24, NAME ## 25, NAME ## 26, NAME ## 27, \
330 NAME ## 28, NAME ## 29, NAME ## 30, NAME ## 31, \
332 static inline void func(int n) \
334 NAME ## _table[n](); \
338 /* floating point registers moves */
339 GEN32(gen_op_load_fpr_FT0
, gen_op_load_fpr_FT0_fprf
);
340 GEN32(gen_op_load_fpr_FT1
, gen_op_load_fpr_FT1_fprf
);
341 GEN32(gen_op_store_FT0_fpr
, gen_op_store_FT0_fpr_fprf
);
342 GEN32(gen_op_store_FT1_fpr
, gen_op_store_FT1_fpr_fprf
);
344 GEN32(gen_op_load_fpr_DT0
, gen_op_load_fpr_DT0_fprf
);
345 GEN32(gen_op_load_fpr_DT1
, gen_op_load_fpr_DT1_fprf
);
346 GEN32(gen_op_store_DT0_fpr
, gen_op_store_DT0_fpr_fprf
);
347 GEN32(gen_op_store_DT1_fpr
, gen_op_store_DT1_fpr_fprf
);
349 #ifdef TARGET_SPARC64
350 // 'a' versions allowed to user depending on asi
351 #if defined(CONFIG_USER_ONLY)
352 #define supervisor(dc) 0
353 #define hypervisor(dc) 0
354 #define gen_op_ldst(name) gen_op_##name##_raw()
355 #define OP_LD_TABLE(width) \
356 static void gen_op_##width##a(int insn, int is_ld, int size, int sign) \
361 offset = GET_FIELD(insn, 25, 31); \
363 gen_op_ld_asi_reg(offset, size, sign); \
365 gen_op_st_asi_reg(offset, size, sign); \
368 asi = GET_FIELD(insn, 19, 26); \
370 case 0x80: /* Primary address space */ \
371 gen_op_##width##_raw(); \
373 case 0x82: /* Primary address space, non-faulting load */ \
374 gen_op_##width##_raw(); \
382 #define gen_op_ldst(name) (*gen_op_##name[dc->mem_idx])()
383 #define OP_LD_TABLE(width) \
384 static GenOpFunc * const gen_op_##width[] = { \
385 &gen_op_##width##_user, \
386 &gen_op_##width##_kernel, \
389 static void gen_op_##width##a(int insn, int is_ld, int size, int sign) \
394 offset = GET_FIELD(insn, 25, 31); \
396 gen_op_ld_asi_reg(offset, size, sign); \
398 gen_op_st_asi_reg(offset, size, sign); \
401 asi = GET_FIELD(insn, 19, 26); \
403 gen_op_ld_asi(asi, size, sign); \
405 gen_op_st_asi(asi, size, sign); \
408 #define supervisor(dc) (dc->mem_idx == 1)
409 #define hypervisor(dc) (dc->mem_idx == 2)
412 #if defined(CONFIG_USER_ONLY)
413 #define gen_op_ldst(name) gen_op_##name##_raw()
414 #define OP_LD_TABLE(width)
415 #define supervisor(dc) 0
417 #define gen_op_ldst(name) (*gen_op_##name[dc->mem_idx])()
418 #define OP_LD_TABLE(width) \
419 static GenOpFunc * const gen_op_##width[] = { \
420 &gen_op_##width##_user, \
421 &gen_op_##width##_kernel, \
424 static void gen_op_##width##a(int insn, int is_ld, int size, int sign) \
428 asi = GET_FIELD(insn, 19, 26); \
430 case 10: /* User data access */ \
431 gen_op_##width##_user(); \
433 case 11: /* Supervisor data access */ \
434 gen_op_##width##_kernel(); \
436 case 0x20 ... 0x2f: /* MMU passthrough */ \
438 gen_op_ld_asi(asi, size, sign); \
440 gen_op_st_asi(asi, size, sign); \
444 gen_op_ld_asi(asi, size, sign); \
446 gen_op_st_asi(asi, size, sign); \
451 #define supervisor(dc) (dc->mem_idx == 1)
472 #ifdef TARGET_SPARC64
480 static inline void gen_movl_imm_TN(int reg
, uint32_t imm
)
482 gen_op_movl_TN_im
[reg
](imm
);
485 static inline void gen_movl_imm_T1(uint32_t val
)
487 gen_movl_imm_TN(1, val
);
490 static inline void gen_movl_imm_T0(uint32_t val
)
492 gen_movl_imm_TN(0, val
);
495 static inline void gen_movl_simm_TN(int reg
, int32_t imm
)
497 gen_op_movl_TN_sim
[reg
](imm
);
500 static inline void gen_movl_simm_T1(int32_t val
)
502 gen_movl_simm_TN(1, val
);
505 static inline void gen_movl_simm_T0(int32_t val
)
507 gen_movl_simm_TN(0, val
);
510 static inline void gen_movl_reg_TN(int reg
, int t
)
513 gen_op_movl_reg_TN
[t
][reg
] ();
515 gen_movl_imm_TN(t
, 0);
518 static inline void gen_movl_reg_T0(int reg
)
520 gen_movl_reg_TN(reg
, 0);
523 static inline void gen_movl_reg_T1(int reg
)
525 gen_movl_reg_TN(reg
, 1);
528 static inline void gen_movl_reg_T2(int reg
)
530 gen_movl_reg_TN(reg
, 2);
533 static inline void gen_movl_TN_reg(int reg
, int t
)
536 gen_op_movl_TN_reg
[t
][reg
] ();
539 static inline void gen_movl_T0_reg(int reg
)
541 gen_movl_TN_reg(reg
, 0);
544 static inline void gen_movl_T1_reg(int reg
)
546 gen_movl_TN_reg(reg
, 1);
549 static inline void gen_jmp_im(target_ulong pc
)
551 #ifdef TARGET_SPARC64
552 if (pc
== (uint32_t)pc
) {
555 gen_op_jmp_im64(pc
>> 32, pc
);
562 static inline void gen_movl_npc_im(target_ulong npc
)
564 #ifdef TARGET_SPARC64
565 if (npc
== (uint32_t)npc
) {
566 gen_op_movl_npc_im(npc
);
568 gen_op_movq_npc_im64(npc
>> 32, npc
);
571 gen_op_movl_npc_im(npc
);
575 static inline void gen_goto_tb(DisasContext
*s
, int tb_num
,
576 target_ulong pc
, target_ulong npc
)
578 TranslationBlock
*tb
;
581 if ((pc
& TARGET_PAGE_MASK
) == (tb
->pc
& TARGET_PAGE_MASK
) &&
582 (npc
& TARGET_PAGE_MASK
) == (tb
->pc
& TARGET_PAGE_MASK
)) {
583 /* jump to same page: we can use a direct jump */
585 gen_op_goto_tb0(TBPARAM(tb
));
587 gen_op_goto_tb1(TBPARAM(tb
));
589 gen_movl_npc_im(npc
);
590 gen_op_movl_T0_im((long)tb
+ tb_num
);
593 /* jump to another page: currently not optimized */
595 gen_movl_npc_im(npc
);
601 static inline void gen_branch2(DisasContext
*dc
, long tb
, target_ulong pc1
, target_ulong pc2
)
605 l1
= gen_new_label();
607 gen_op_jz_T2_label(l1
);
609 gen_goto_tb(dc
, 0, pc1
, pc1
+ 4);
612 gen_goto_tb(dc
, 1, pc2
, pc2
+ 4);
615 static inline void gen_branch_a(DisasContext
*dc
, long tb
, target_ulong pc1
, target_ulong pc2
)
619 l1
= gen_new_label();
621 gen_op_jz_T2_label(l1
);
623 gen_goto_tb(dc
, 0, pc2
, pc1
);
626 gen_goto_tb(dc
, 1, pc2
+ 4, pc2
+ 8);
629 static inline void gen_branch(DisasContext
*dc
, long tb
, target_ulong pc
, target_ulong npc
)
631 gen_goto_tb(dc
, 0, pc
, npc
);
634 static inline void gen_generic_branch(DisasContext
*dc
, target_ulong npc1
, target_ulong npc2
)
638 l1
= gen_new_label();
639 l2
= gen_new_label();
640 gen_op_jz_T2_label(l1
);
642 gen_movl_npc_im(npc1
);
643 gen_op_jmp_label(l2
);
646 gen_movl_npc_im(npc2
);
650 /* call this function before using T2 as it may have been set for a jump */
651 static inline void flush_T2(DisasContext
* dc
)
653 if (dc
->npc
== JUMP_PC
) {
654 gen_generic_branch(dc
, dc
->jump_pc
[0], dc
->jump_pc
[1]);
655 dc
->npc
= DYNAMIC_PC
;
659 static inline void save_npc(DisasContext
* dc
)
661 if (dc
->npc
== JUMP_PC
) {
662 gen_generic_branch(dc
, dc
->jump_pc
[0], dc
->jump_pc
[1]);
663 dc
->npc
= DYNAMIC_PC
;
664 } else if (dc
->npc
!= DYNAMIC_PC
) {
665 gen_movl_npc_im(dc
->npc
);
669 static inline void save_state(DisasContext
* dc
)
675 static inline void gen_mov_pc_npc(DisasContext
* dc
)
677 if (dc
->npc
== JUMP_PC
) {
678 gen_generic_branch(dc
, dc
->jump_pc
[0], dc
->jump_pc
[1]);
681 } else if (dc
->npc
== DYNAMIC_PC
) {
689 static GenOpFunc
* const gen_cond
[2][16] = {
709 #ifdef TARGET_SPARC64
730 static GenOpFunc
* const gen_fcond
[4][16] = {
749 #ifdef TARGET_SPARC64
752 gen_op_eval_fbne_fcc1
,
753 gen_op_eval_fblg_fcc1
,
754 gen_op_eval_fbul_fcc1
,
755 gen_op_eval_fbl_fcc1
,
756 gen_op_eval_fbug_fcc1
,
757 gen_op_eval_fbg_fcc1
,
758 gen_op_eval_fbu_fcc1
,
760 gen_op_eval_fbe_fcc1
,
761 gen_op_eval_fbue_fcc1
,
762 gen_op_eval_fbge_fcc1
,
763 gen_op_eval_fbuge_fcc1
,
764 gen_op_eval_fble_fcc1
,
765 gen_op_eval_fbule_fcc1
,
766 gen_op_eval_fbo_fcc1
,
770 gen_op_eval_fbne_fcc2
,
771 gen_op_eval_fblg_fcc2
,
772 gen_op_eval_fbul_fcc2
,
773 gen_op_eval_fbl_fcc2
,
774 gen_op_eval_fbug_fcc2
,
775 gen_op_eval_fbg_fcc2
,
776 gen_op_eval_fbu_fcc2
,
778 gen_op_eval_fbe_fcc2
,
779 gen_op_eval_fbue_fcc2
,
780 gen_op_eval_fbge_fcc2
,
781 gen_op_eval_fbuge_fcc2
,
782 gen_op_eval_fble_fcc2
,
783 gen_op_eval_fbule_fcc2
,
784 gen_op_eval_fbo_fcc2
,
788 gen_op_eval_fbne_fcc3
,
789 gen_op_eval_fblg_fcc3
,
790 gen_op_eval_fbul_fcc3
,
791 gen_op_eval_fbl_fcc3
,
792 gen_op_eval_fbug_fcc3
,
793 gen_op_eval_fbg_fcc3
,
794 gen_op_eval_fbu_fcc3
,
796 gen_op_eval_fbe_fcc3
,
797 gen_op_eval_fbue_fcc3
,
798 gen_op_eval_fbge_fcc3
,
799 gen_op_eval_fbuge_fcc3
,
800 gen_op_eval_fble_fcc3
,
801 gen_op_eval_fbule_fcc3
,
802 gen_op_eval_fbo_fcc3
,
809 #ifdef TARGET_SPARC64
810 static void gen_cond_reg(int cond
)
836 /* XXX: potentially incorrect if dynamic npc */
837 static void do_branch(DisasContext
* dc
, int32_t offset
, uint32_t insn
, int cc
)
839 unsigned int cond
= GET_FIELD(insn
, 3, 6), a
= (insn
& (1 << 29));
840 target_ulong target
= dc
->pc
+ offset
;
843 /* unconditional not taken */
845 dc
->pc
= dc
->npc
+ 4;
846 dc
->npc
= dc
->pc
+ 4;
849 dc
->npc
= dc
->pc
+ 4;
851 } else if (cond
== 0x8) {
852 /* unconditional taken */
855 dc
->npc
= dc
->pc
+ 4;
862 gen_cond
[cc
][cond
]();
864 gen_branch_a(dc
, (long)dc
->tb
, target
, dc
->npc
);
868 dc
->jump_pc
[0] = target
;
869 dc
->jump_pc
[1] = dc
->npc
+ 4;
875 /* XXX: potentially incorrect if dynamic npc */
876 static void do_fbranch(DisasContext
* dc
, int32_t offset
, uint32_t insn
, int cc
)
878 unsigned int cond
= GET_FIELD(insn
, 3, 6), a
= (insn
& (1 << 29));
879 target_ulong target
= dc
->pc
+ offset
;
882 /* unconditional not taken */
884 dc
->pc
= dc
->npc
+ 4;
885 dc
->npc
= dc
->pc
+ 4;
888 dc
->npc
= dc
->pc
+ 4;
890 } else if (cond
== 0x8) {
891 /* unconditional taken */
894 dc
->npc
= dc
->pc
+ 4;
901 gen_fcond
[cc
][cond
]();
903 gen_branch_a(dc
, (long)dc
->tb
, target
, dc
->npc
);
907 dc
->jump_pc
[0] = target
;
908 dc
->jump_pc
[1] = dc
->npc
+ 4;
914 #ifdef TARGET_SPARC64
915 /* XXX: potentially incorrect if dynamic npc */
916 static void do_branch_reg(DisasContext
* dc
, int32_t offset
, uint32_t insn
)
918 unsigned int cond
= GET_FIELD_SP(insn
, 25, 27), a
= (insn
& (1 << 29));
919 target_ulong target
= dc
->pc
+ offset
;
924 gen_branch_a(dc
, (long)dc
->tb
, target
, dc
->npc
);
928 dc
->jump_pc
[0] = target
;
929 dc
->jump_pc
[1] = dc
->npc
+ 4;
934 static GenOpFunc
* const gen_fcmps
[4] = {
941 static GenOpFunc
* const gen_fcmpd
[4] = {
948 static GenOpFunc
* const gen_fcmpes
[4] = {
955 static GenOpFunc
* const gen_fcmped
[4] = {
964 static int gen_trap_ifnofpu(DisasContext
* dc
)
966 #if !defined(CONFIG_USER_ONLY)
967 if (!dc
->fpu_enabled
) {
969 gen_op_exception(TT_NFPU_INSN
);
977 /* before an instruction, dc->pc must be static */
978 static void disas_sparc_insn(DisasContext
* dc
)
980 unsigned int insn
, opc
, rs1
, rs2
, rd
;
982 insn
= ldl_code(dc
->pc
);
983 opc
= GET_FIELD(insn
, 0, 1);
985 rd
= GET_FIELD(insn
, 2, 6);
987 case 0: /* branches/sethi */
989 unsigned int xop
= GET_FIELD(insn
, 7, 9);
992 #ifdef TARGET_SPARC64
993 case 0x1: /* V9 BPcc */
997 target
= GET_FIELD_SP(insn
, 0, 18);
998 target
= sign_extend(target
, 18);
1000 cc
= GET_FIELD_SP(insn
, 20, 21);
1002 do_branch(dc
, target
, insn
, 0);
1004 do_branch(dc
, target
, insn
, 1);
1009 case 0x3: /* V9 BPr */
1011 target
= GET_FIELD_SP(insn
, 0, 13) |
1012 (GET_FIELD_SP(insn
, 20, 21) << 14);
1013 target
= sign_extend(target
, 16);
1015 rs1
= GET_FIELD(insn
, 13, 17);
1016 gen_movl_reg_T0(rs1
);
1017 do_branch_reg(dc
, target
, insn
);
1020 case 0x5: /* V9 FBPcc */
1022 int cc
= GET_FIELD_SP(insn
, 20, 21);
1023 if (gen_trap_ifnofpu(dc
))
1025 target
= GET_FIELD_SP(insn
, 0, 18);
1026 target
= sign_extend(target
, 19);
1028 do_fbranch(dc
, target
, insn
, cc
);
1032 case 0x7: /* CBN+x */
1037 case 0x2: /* BN+x */
1039 target
= GET_FIELD(insn
, 10, 31);
1040 target
= sign_extend(target
, 22);
1042 do_branch(dc
, target
, insn
, 0);
1045 case 0x6: /* FBN+x */
1047 if (gen_trap_ifnofpu(dc
))
1049 target
= GET_FIELD(insn
, 10, 31);
1050 target
= sign_extend(target
, 22);
1052 do_fbranch(dc
, target
, insn
, 0);
1055 case 0x4: /* SETHI */
1060 uint32_t value
= GET_FIELD(insn
, 10, 31);
1061 gen_movl_imm_T0(value
<< 10);
1062 gen_movl_T0_reg(rd
);
1067 case 0x0: /* UNIMPL */
1076 target_long target
= GET_FIELDs(insn
, 2, 31) << 2;
1078 #ifdef TARGET_SPARC64
1079 if (dc
->pc
== (uint32_t)dc
->pc
) {
1080 gen_op_movl_T0_im(dc
->pc
);
1082 gen_op_movq_T0_im64(dc
->pc
>> 32, dc
->pc
);
1085 gen_op_movl_T0_im(dc
->pc
);
1087 gen_movl_T0_reg(15);
1093 case 2: /* FPU & Logical Operations */
1095 unsigned int xop
= GET_FIELD(insn
, 7, 12);
1096 if (xop
== 0x3a) { /* generate trap */
1099 rs1
= GET_FIELD(insn
, 13, 17);
1100 gen_movl_reg_T0(rs1
);
1102 rs2
= GET_FIELD(insn
, 25, 31);
1106 gen_movl_simm_T1(rs2
);
1112 rs2
= GET_FIELD(insn
, 27, 31);
1116 gen_movl_reg_T1(rs2
);
1122 cond
= GET_FIELD(insn
, 3, 6);
1126 } else if (cond
!= 0) {
1127 #ifdef TARGET_SPARC64
1129 int cc
= GET_FIELD_SP(insn
, 11, 12);
1133 gen_cond
[0][cond
]();
1135 gen_cond
[1][cond
]();
1141 gen_cond
[0][cond
]();
1150 } else if (xop
== 0x28) {
1151 rs1
= GET_FIELD(insn
, 13, 17);
1154 #ifndef TARGET_SPARC64
1155 case 0x01 ... 0x0e: /* undefined in the SPARCv8
1156 manual, rdy on the microSPARC
1158 case 0x0f: /* stbar in the SPARCv8 manual,
1159 rdy on the microSPARC II */
1160 case 0x10 ... 0x1f: /* implementation-dependent in the
1161 SPARCv8 manual, rdy on the
1164 gen_op_movtl_T0_env(offsetof(CPUSPARCState
, y
));
1165 gen_movl_T0_reg(rd
);
1167 #ifdef TARGET_SPARC64
1168 case 0x2: /* V9 rdccr */
1170 gen_movl_T0_reg(rd
);
1172 case 0x3: /* V9 rdasi */
1173 gen_op_movl_T0_env(offsetof(CPUSPARCState
, asi
));
1174 gen_movl_T0_reg(rd
);
1176 case 0x4: /* V9 rdtick */
1178 gen_movl_T0_reg(rd
);
1180 case 0x5: /* V9 rdpc */
1181 if (dc
->pc
== (uint32_t)dc
->pc
) {
1182 gen_op_movl_T0_im(dc
->pc
);
1184 gen_op_movq_T0_im64(dc
->pc
>> 32, dc
->pc
);
1186 gen_movl_T0_reg(rd
);
1188 case 0x6: /* V9 rdfprs */
1189 gen_op_movl_T0_env(offsetof(CPUSPARCState
, fprs
));
1190 gen_movl_T0_reg(rd
);
1192 case 0xf: /* V9 membar */
1193 break; /* no effect */
1194 case 0x13: /* Graphics Status */
1195 if (gen_trap_ifnofpu(dc
))
1197 gen_op_movtl_T0_env(offsetof(CPUSPARCState
, gsr
));
1198 gen_movl_T0_reg(rd
);
1200 case 0x17: /* Tick compare */
1201 gen_op_movtl_T0_env(offsetof(CPUSPARCState
, tick_cmpr
));
1202 gen_movl_T0_reg(rd
);
1204 case 0x18: /* System tick */
1206 gen_movl_T0_reg(rd
);
1208 case 0x19: /* System tick compare */
1209 gen_op_movtl_T0_env(offsetof(CPUSPARCState
, stick_cmpr
));
1210 gen_movl_T0_reg(rd
);
1212 case 0x10: /* Performance Control */
1213 case 0x11: /* Performance Instrumentation Counter */
1214 case 0x12: /* Dispatch Control */
1215 case 0x14: /* Softint set, WO */
1216 case 0x15: /* Softint clear, WO */
1217 case 0x16: /* Softint write */
1222 #if !defined(CONFIG_USER_ONLY)
1223 } else if (xop
== 0x29) { /* rdpsr / UA2005 rdhpr */
1224 #ifndef TARGET_SPARC64
1225 if (!supervisor(dc
))
1229 if (!hypervisor(dc
))
1231 rs1
= GET_FIELD(insn
, 13, 17);
1234 // gen_op_rdhpstate();
1237 // gen_op_rdhtstate();
1240 gen_op_movl_T0_env(offsetof(CPUSPARCState
, hintp
));
1243 gen_op_movl_T0_env(offsetof(CPUSPARCState
, htba
));
1246 gen_op_movl_T0_env(offsetof(CPUSPARCState
, hver
));
1248 case 31: // hstick_cmpr
1249 gen_op_movl_env_T0(offsetof(CPUSPARCState
, hstick_cmpr
));
1255 gen_movl_T0_reg(rd
);
1257 } else if (xop
== 0x2a) { /* rdwim / V9 rdpr */
1258 if (!supervisor(dc
))
1260 #ifdef TARGET_SPARC64
1261 rs1
= GET_FIELD(insn
, 13, 17);
1279 gen_op_movtl_T0_env(offsetof(CPUSPARCState
, tbr
));
1285 gen_op_movl_T0_env(offsetof(CPUSPARCState
, tl
));
1288 gen_op_movl_T0_env(offsetof(CPUSPARCState
, psrpil
));
1294 gen_op_movl_T0_env(offsetof(CPUSPARCState
, cansave
));
1296 case 11: // canrestore
1297 gen_op_movl_T0_env(offsetof(CPUSPARCState
, canrestore
));
1299 case 12: // cleanwin
1300 gen_op_movl_T0_env(offsetof(CPUSPARCState
, cleanwin
));
1302 case 13: // otherwin
1303 gen_op_movl_T0_env(offsetof(CPUSPARCState
, otherwin
));
1306 gen_op_movl_T0_env(offsetof(CPUSPARCState
, wstate
));
1308 case 16: // UA2005 gl
1309 gen_op_movl_T0_env(offsetof(CPUSPARCState
, gl
));
1311 case 26: // UA2005 strand status
1312 if (!hypervisor(dc
))
1314 gen_op_movl_T0_env(offsetof(CPUSPARCState
, ssr
));
1317 gen_op_movtl_T0_env(offsetof(CPUSPARCState
, version
));
1324 gen_op_movl_T0_env(offsetof(CPUSPARCState
, wim
));
1326 gen_movl_T0_reg(rd
);
1328 } else if (xop
== 0x2b) { /* rdtbr / V9 flushw */
1329 #ifdef TARGET_SPARC64
1332 if (!supervisor(dc
))
1334 gen_op_movtl_T0_env(offsetof(CPUSPARCState
, tbr
));
1335 gen_movl_T0_reg(rd
);
1339 } else if (xop
== 0x34) { /* FPU Operations */
1340 if (gen_trap_ifnofpu(dc
))
1342 gen_op_clear_ieee_excp_and_FTT();
1343 rs1
= GET_FIELD(insn
, 13, 17);
1344 rs2
= GET_FIELD(insn
, 27, 31);
1345 xop
= GET_FIELD(insn
, 18, 26);
1347 case 0x1: /* fmovs */
1348 gen_op_load_fpr_FT0(rs2
);
1349 gen_op_store_FT0_fpr(rd
);
1351 case 0x5: /* fnegs */
1352 gen_op_load_fpr_FT1(rs2
);
1354 gen_op_store_FT0_fpr(rd
);
1356 case 0x9: /* fabss */
1357 gen_op_load_fpr_FT1(rs2
);
1359 gen_op_store_FT0_fpr(rd
);
1361 case 0x29: /* fsqrts */
1362 gen_op_load_fpr_FT1(rs2
);
1364 gen_op_store_FT0_fpr(rd
);
1366 case 0x2a: /* fsqrtd */
1367 gen_op_load_fpr_DT1(DFPREG(rs2
));
1369 gen_op_store_DT0_fpr(DFPREG(rd
));
1371 case 0x2b: /* fsqrtq */
1374 gen_op_load_fpr_FT0(rs1
);
1375 gen_op_load_fpr_FT1(rs2
);
1377 gen_op_store_FT0_fpr(rd
);
1380 gen_op_load_fpr_DT0(DFPREG(rs1
));
1381 gen_op_load_fpr_DT1(DFPREG(rs2
));
1383 gen_op_store_DT0_fpr(DFPREG(rd
));
1385 case 0x43: /* faddq */
1388 gen_op_load_fpr_FT0(rs1
);
1389 gen_op_load_fpr_FT1(rs2
);
1391 gen_op_store_FT0_fpr(rd
);
1394 gen_op_load_fpr_DT0(DFPREG(rs1
));
1395 gen_op_load_fpr_DT1(DFPREG(rs2
));
1397 gen_op_store_DT0_fpr(DFPREG(rd
));
1399 case 0x47: /* fsubq */
1402 gen_op_load_fpr_FT0(rs1
);
1403 gen_op_load_fpr_FT1(rs2
);
1405 gen_op_store_FT0_fpr(rd
);
1408 gen_op_load_fpr_DT0(DFPREG(rs1
));
1409 gen_op_load_fpr_DT1(DFPREG(rs2
));
1411 gen_op_store_DT0_fpr(rd
);
1413 case 0x4b: /* fmulq */
1416 gen_op_load_fpr_FT0(rs1
);
1417 gen_op_load_fpr_FT1(rs2
);
1419 gen_op_store_FT0_fpr(rd
);
1422 gen_op_load_fpr_DT0(DFPREG(rs1
));
1423 gen_op_load_fpr_DT1(DFPREG(rs2
));
1425 gen_op_store_DT0_fpr(DFPREG(rd
));
1427 case 0x4f: /* fdivq */
1430 gen_op_load_fpr_FT0(rs1
);
1431 gen_op_load_fpr_FT1(rs2
);
1433 gen_op_store_DT0_fpr(DFPREG(rd
));
1435 case 0x6e: /* fdmulq */
1438 gen_op_load_fpr_FT1(rs2
);
1440 gen_op_store_FT0_fpr(rd
);
1443 gen_op_load_fpr_DT1(DFPREG(rs2
));
1445 gen_op_store_FT0_fpr(rd
);
1447 case 0xc7: /* fqtos */
1450 gen_op_load_fpr_FT1(rs2
);
1452 gen_op_store_DT0_fpr(DFPREG(rd
));
1455 gen_op_load_fpr_FT1(rs2
);
1457 gen_op_store_DT0_fpr(DFPREG(rd
));
1459 case 0xcb: /* fqtod */
1461 case 0xcc: /* fitoq */
1463 case 0xcd: /* fstoq */
1465 case 0xce: /* fdtoq */
1468 gen_op_load_fpr_FT1(rs2
);
1470 gen_op_store_FT0_fpr(rd
);
1473 gen_op_load_fpr_DT1(rs2
);
1475 gen_op_store_FT0_fpr(rd
);
1477 case 0xd3: /* fqtoi */
1479 #ifdef TARGET_SPARC64
1480 case 0x2: /* V9 fmovd */
1481 gen_op_load_fpr_DT0(DFPREG(rs2
));
1482 gen_op_store_DT0_fpr(DFPREG(rd
));
1484 case 0x6: /* V9 fnegd */
1485 gen_op_load_fpr_DT1(DFPREG(rs2
));
1487 gen_op_store_DT0_fpr(DFPREG(rd
));
1489 case 0xa: /* V9 fabsd */
1490 gen_op_load_fpr_DT1(DFPREG(rs2
));
1492 gen_op_store_DT0_fpr(DFPREG(rd
));
1494 case 0x81: /* V9 fstox */
1495 gen_op_load_fpr_FT1(rs2
);
1497 gen_op_store_DT0_fpr(DFPREG(rd
));
1499 case 0x82: /* V9 fdtox */
1500 gen_op_load_fpr_DT1(DFPREG(rs2
));
1502 gen_op_store_DT0_fpr(DFPREG(rd
));
1504 case 0x84: /* V9 fxtos */
1505 gen_op_load_fpr_DT1(DFPREG(rs2
));
1507 gen_op_store_FT0_fpr(rd
);
1509 case 0x88: /* V9 fxtod */
1510 gen_op_load_fpr_DT1(DFPREG(rs2
));
1512 gen_op_store_DT0_fpr(DFPREG(rd
));
1514 case 0x3: /* V9 fmovq */
1515 case 0x7: /* V9 fnegq */
1516 case 0xb: /* V9 fabsq */
1517 case 0x83: /* V9 fqtox */
1518 case 0x8c: /* V9 fxtoq */
1524 } else if (xop
== 0x35) { /* FPU Operations */
1525 #ifdef TARGET_SPARC64
1528 if (gen_trap_ifnofpu(dc
))
1530 gen_op_clear_ieee_excp_and_FTT();
1531 rs1
= GET_FIELD(insn
, 13, 17);
1532 rs2
= GET_FIELD(insn
, 27, 31);
1533 xop
= GET_FIELD(insn
, 18, 26);
1534 #ifdef TARGET_SPARC64
1535 if ((xop
& 0x11f) == 0x005) { // V9 fmovsr
1536 cond
= GET_FIELD_SP(insn
, 14, 17);
1537 gen_op_load_fpr_FT0(rd
);
1538 gen_op_load_fpr_FT1(rs2
);
1539 rs1
= GET_FIELD(insn
, 13, 17);
1540 gen_movl_reg_T0(rs1
);
1544 gen_op_store_FT0_fpr(rd
);
1546 } else if ((xop
& 0x11f) == 0x006) { // V9 fmovdr
1547 cond
= GET_FIELD_SP(insn
, 14, 17);
1548 gen_op_load_fpr_DT0(rd
);
1549 gen_op_load_fpr_DT1(rs2
);
1551 rs1
= GET_FIELD(insn
, 13, 17);
1552 gen_movl_reg_T0(rs1
);
1555 gen_op_store_DT0_fpr(rd
);
1557 } else if ((xop
& 0x11f) == 0x007) { // V9 fmovqr
1562 #ifdef TARGET_SPARC64
1563 case 0x001: /* V9 fmovscc %fcc0 */
1564 cond
= GET_FIELD_SP(insn
, 14, 17);
1565 gen_op_load_fpr_FT0(rd
);
1566 gen_op_load_fpr_FT1(rs2
);
1568 gen_fcond
[0][cond
]();
1570 gen_op_store_FT0_fpr(rd
);
1572 case 0x002: /* V9 fmovdcc %fcc0 */
1573 cond
= GET_FIELD_SP(insn
, 14, 17);
1574 gen_op_load_fpr_DT0(rd
);
1575 gen_op_load_fpr_DT1(rs2
);
1577 gen_fcond
[0][cond
]();
1579 gen_op_store_DT0_fpr(rd
);
1581 case 0x003: /* V9 fmovqcc %fcc0 */
1583 case 0x041: /* V9 fmovscc %fcc1 */
1584 cond
= GET_FIELD_SP(insn
, 14, 17);
1585 gen_op_load_fpr_FT0(rd
);
1586 gen_op_load_fpr_FT1(rs2
);
1588 gen_fcond
[1][cond
]();
1590 gen_op_store_FT0_fpr(rd
);
1592 case 0x042: /* V9 fmovdcc %fcc1 */
1593 cond
= GET_FIELD_SP(insn
, 14, 17);
1594 gen_op_load_fpr_DT0(rd
);
1595 gen_op_load_fpr_DT1(rs2
);
1597 gen_fcond
[1][cond
]();
1599 gen_op_store_DT0_fpr(rd
);
1601 case 0x043: /* V9 fmovqcc %fcc1 */
1603 case 0x081: /* V9 fmovscc %fcc2 */
1604 cond
= GET_FIELD_SP(insn
, 14, 17);
1605 gen_op_load_fpr_FT0(rd
);
1606 gen_op_load_fpr_FT1(rs2
);
1608 gen_fcond
[2][cond
]();
1610 gen_op_store_FT0_fpr(rd
);
1612 case 0x082: /* V9 fmovdcc %fcc2 */
1613 cond
= GET_FIELD_SP(insn
, 14, 17);
1614 gen_op_load_fpr_DT0(rd
);
1615 gen_op_load_fpr_DT1(rs2
);
1617 gen_fcond
[2][cond
]();
1619 gen_op_store_DT0_fpr(rd
);
1621 case 0x083: /* V9 fmovqcc %fcc2 */
1623 case 0x0c1: /* V9 fmovscc %fcc3 */
1624 cond
= GET_FIELD_SP(insn
, 14, 17);
1625 gen_op_load_fpr_FT0(rd
);
1626 gen_op_load_fpr_FT1(rs2
);
1628 gen_fcond
[3][cond
]();
1630 gen_op_store_FT0_fpr(rd
);
1632 case 0x0c2: /* V9 fmovdcc %fcc3 */
1633 cond
= GET_FIELD_SP(insn
, 14, 17);
1634 gen_op_load_fpr_DT0(rd
);
1635 gen_op_load_fpr_DT1(rs2
);
1637 gen_fcond
[3][cond
]();
1639 gen_op_store_DT0_fpr(rd
);
1641 case 0x0c3: /* V9 fmovqcc %fcc3 */
1643 case 0x101: /* V9 fmovscc %icc */
1644 cond
= GET_FIELD_SP(insn
, 14, 17);
1645 gen_op_load_fpr_FT0(rd
);
1646 gen_op_load_fpr_FT1(rs2
);
1648 gen_cond
[0][cond
]();
1650 gen_op_store_FT0_fpr(rd
);
1652 case 0x102: /* V9 fmovdcc %icc */
1653 cond
= GET_FIELD_SP(insn
, 14, 17);
1654 gen_op_load_fpr_DT0(rd
);
1655 gen_op_load_fpr_DT1(rs2
);
1657 gen_cond
[0][cond
]();
1659 gen_op_store_DT0_fpr(rd
);
1661 case 0x103: /* V9 fmovqcc %icc */
1663 case 0x181: /* V9 fmovscc %xcc */
1664 cond
= GET_FIELD_SP(insn
, 14, 17);
1665 gen_op_load_fpr_FT0(rd
);
1666 gen_op_load_fpr_FT1(rs2
);
1668 gen_cond
[1][cond
]();
1670 gen_op_store_FT0_fpr(rd
);
1672 case 0x182: /* V9 fmovdcc %xcc */
1673 cond
= GET_FIELD_SP(insn
, 14, 17);
1674 gen_op_load_fpr_DT0(rd
);
1675 gen_op_load_fpr_DT1(rs2
);
1677 gen_cond
[1][cond
]();
1679 gen_op_store_DT0_fpr(rd
);
1681 case 0x183: /* V9 fmovqcc %xcc */
1684 case 0x51: /* V9 %fcc */
1685 gen_op_load_fpr_FT0(rs1
);
1686 gen_op_load_fpr_FT1(rs2
);
1687 #ifdef TARGET_SPARC64
1688 gen_fcmps
[rd
& 3]();
1693 case 0x52: /* V9 %fcc */
1694 gen_op_load_fpr_DT0(DFPREG(rs1
));
1695 gen_op_load_fpr_DT1(DFPREG(rs2
));
1696 #ifdef TARGET_SPARC64
1697 gen_fcmpd
[rd
& 3]();
1702 case 0x53: /* fcmpq */
1704 case 0x55: /* fcmpes, V9 %fcc */
1705 gen_op_load_fpr_FT0(rs1
);
1706 gen_op_load_fpr_FT1(rs2
);
1707 #ifdef TARGET_SPARC64
1708 gen_fcmpes
[rd
& 3]();
1713 case 0x56: /* fcmped, V9 %fcc */
1714 gen_op_load_fpr_DT0(DFPREG(rs1
));
1715 gen_op_load_fpr_DT1(DFPREG(rs2
));
1716 #ifdef TARGET_SPARC64
1717 gen_fcmped
[rd
& 3]();
1722 case 0x57: /* fcmpeq */
1728 } else if (xop
== 0x2) {
1731 rs1
= GET_FIELD(insn
, 13, 17);
1733 // or %g0, x, y -> mov T1, x; mov y, T1
1734 if (IS_IMM
) { /* immediate */
1735 rs2
= GET_FIELDs(insn
, 19, 31);
1736 gen_movl_simm_T1(rs2
);
1737 } else { /* register */
1738 rs2
= GET_FIELD(insn
, 27, 31);
1739 gen_movl_reg_T1(rs2
);
1741 gen_movl_T1_reg(rd
);
1743 gen_movl_reg_T0(rs1
);
1744 if (IS_IMM
) { /* immediate */
1745 // or x, #0, y -> mov T1, x; mov y, T1
1746 rs2
= GET_FIELDs(insn
, 19, 31);
1748 gen_movl_simm_T1(rs2
);
1751 } else { /* register */
1752 // or x, %g0, y -> mov T1, x; mov y, T1
1753 rs2
= GET_FIELD(insn
, 27, 31);
1755 gen_movl_reg_T1(rs2
);
1759 gen_movl_T0_reg(rd
);
1762 #ifdef TARGET_SPARC64
1763 } else if (xop
== 0x25) { /* sll, V9 sllx */
1764 rs1
= GET_FIELD(insn
, 13, 17);
1765 gen_movl_reg_T0(rs1
);
1766 if (IS_IMM
) { /* immediate */
1767 rs2
= GET_FIELDs(insn
, 20, 31);
1768 gen_movl_simm_T1(rs2
);
1769 } else { /* register */
1770 rs2
= GET_FIELD(insn
, 27, 31);
1771 gen_movl_reg_T1(rs2
);
1773 if (insn
& (1 << 12))
1777 gen_movl_T0_reg(rd
);
1778 } else if (xop
== 0x26) { /* srl, V9 srlx */
1779 rs1
= GET_FIELD(insn
, 13, 17);
1780 gen_movl_reg_T0(rs1
);
1781 if (IS_IMM
) { /* immediate */
1782 rs2
= GET_FIELDs(insn
, 20, 31);
1783 gen_movl_simm_T1(rs2
);
1784 } else { /* register */
1785 rs2
= GET_FIELD(insn
, 27, 31);
1786 gen_movl_reg_T1(rs2
);
1788 if (insn
& (1 << 12))
1792 gen_movl_T0_reg(rd
);
1793 } else if (xop
== 0x27) { /* sra, V9 srax */
1794 rs1
= GET_FIELD(insn
, 13, 17);
1795 gen_movl_reg_T0(rs1
);
1796 if (IS_IMM
) { /* immediate */
1797 rs2
= GET_FIELDs(insn
, 20, 31);
1798 gen_movl_simm_T1(rs2
);
1799 } else { /* register */
1800 rs2
= GET_FIELD(insn
, 27, 31);
1801 gen_movl_reg_T1(rs2
);
1803 if (insn
& (1 << 12))
1807 gen_movl_T0_reg(rd
);
1809 } else if (xop
< 0x36) {
1810 rs1
= GET_FIELD(insn
, 13, 17);
1811 gen_movl_reg_T0(rs1
);
1812 if (IS_IMM
) { /* immediate */
1813 rs2
= GET_FIELDs(insn
, 19, 31);
1814 gen_movl_simm_T1(rs2
);
1815 } else { /* register */
1816 rs2
= GET_FIELD(insn
, 27, 31);
1817 gen_movl_reg_T1(rs2
);
1820 switch (xop
& ~0x10) {
1823 gen_op_add_T1_T0_cc();
1830 gen_op_logic_T0_cc();
1835 gen_op_logic_T0_cc();
1840 gen_op_logic_T0_cc();
1844 gen_op_sub_T1_T0_cc();
1849 gen_op_andn_T1_T0();
1851 gen_op_logic_T0_cc();
1856 gen_op_logic_T0_cc();
1859 gen_op_xnor_T1_T0();
1861 gen_op_logic_T0_cc();
1865 gen_op_addx_T1_T0_cc();
1867 gen_op_addx_T1_T0();
1869 #ifdef TARGET_SPARC64
1870 case 0x9: /* V9 mulx */
1871 gen_op_mulx_T1_T0();
1875 gen_op_umul_T1_T0();
1877 gen_op_logic_T0_cc();
1880 gen_op_smul_T1_T0();
1882 gen_op_logic_T0_cc();
1886 gen_op_subx_T1_T0_cc();
1888 gen_op_subx_T1_T0();
1890 #ifdef TARGET_SPARC64
1891 case 0xd: /* V9 udivx */
1892 gen_op_udivx_T1_T0();
1896 gen_op_udiv_T1_T0();
1901 gen_op_sdiv_T1_T0();
1908 gen_movl_T0_reg(rd
);
1911 case 0x20: /* taddcc */
1912 gen_op_tadd_T1_T0_cc();
1913 gen_movl_T0_reg(rd
);
1915 case 0x21: /* tsubcc */
1916 gen_op_tsub_T1_T0_cc();
1917 gen_movl_T0_reg(rd
);
1919 case 0x22: /* taddcctv */
1920 gen_op_tadd_T1_T0_ccTV();
1921 gen_movl_T0_reg(rd
);
1923 case 0x23: /* tsubcctv */
1924 gen_op_tsub_T1_T0_ccTV();
1925 gen_movl_T0_reg(rd
);
1927 case 0x24: /* mulscc */
1928 gen_op_mulscc_T1_T0();
1929 gen_movl_T0_reg(rd
);
1931 #ifndef TARGET_SPARC64
1932 case 0x25: /* sll */
1934 gen_movl_T0_reg(rd
);
1936 case 0x26: /* srl */
1938 gen_movl_T0_reg(rd
);
1940 case 0x27: /* sra */
1942 gen_movl_T0_reg(rd
);
1950 gen_op_movtl_env_T0(offsetof(CPUSPARCState
, y
));
1952 #ifndef TARGET_SPARC64
1953 case 0x01 ... 0x0f: /* undefined in the
1957 case 0x10 ... 0x1f: /* implementation-dependent
1963 case 0x2: /* V9 wrccr */
1966 case 0x3: /* V9 wrasi */
1967 gen_op_movl_env_T0(offsetof(CPUSPARCState
, asi
));
1969 case 0x6: /* V9 wrfprs */
1971 gen_op_movl_env_T0(offsetof(CPUSPARCState
, fprs
));
1978 case 0xf: /* V9 sir, nop if user */
1979 #if !defined(CONFIG_USER_ONLY)
1984 case 0x13: /* Graphics Status */
1985 if (gen_trap_ifnofpu(dc
))
1987 gen_op_movtl_env_T0(offsetof(CPUSPARCState
, gsr
));
1989 case 0x17: /* Tick compare */
1990 #if !defined(CONFIG_USER_ONLY)
1991 if (!supervisor(dc
))
1994 gen_op_movtl_env_T0(offsetof(CPUSPARCState
, tick_cmpr
));
1995 gen_op_wrtick_cmpr();
1997 case 0x18: /* System tick */
1998 #if !defined(CONFIG_USER_ONLY)
1999 if (!supervisor(dc
))
2004 case 0x19: /* System tick compare */
2005 #if !defined(CONFIG_USER_ONLY)
2006 if (!supervisor(dc
))
2009 gen_op_movtl_env_T0(offsetof(CPUSPARCState
, stick_cmpr
));
2010 gen_op_wrstick_cmpr();
2013 case 0x10: /* Performance Control */
2014 case 0x11: /* Performance Instrumentation Counter */
2015 case 0x12: /* Dispatch Control */
2016 case 0x14: /* Softint set */
2017 case 0x15: /* Softint clear */
2018 case 0x16: /* Softint write */
2025 #if !defined(CONFIG_USER_ONLY)
2026 case 0x31: /* wrpsr, V9 saved, restored */
2028 if (!supervisor(dc
))
2030 #ifdef TARGET_SPARC64
2038 case 2: /* UA2005 allclean */
2039 case 3: /* UA2005 otherw */
2040 case 4: /* UA2005 normalw */
2041 case 5: /* UA2005 invalw */
2057 case 0x32: /* wrwim, V9 wrpr */
2059 if (!supervisor(dc
))
2062 #ifdef TARGET_SPARC64
2080 gen_op_movtl_env_T0(offsetof(CPUSPARCState
, tbr
));
2091 gen_op_movl_env_T0(offsetof(CPUSPARCState
, tl
));
2094 gen_op_movl_env_T0(offsetof(CPUSPARCState
, psrpil
));
2100 gen_op_movl_env_T0(offsetof(CPUSPARCState
, cansave
));
2102 case 11: // canrestore
2103 gen_op_movl_env_T0(offsetof(CPUSPARCState
, canrestore
));
2105 case 12: // cleanwin
2106 gen_op_movl_env_T0(offsetof(CPUSPARCState
, cleanwin
));
2108 case 13: // otherwin
2109 gen_op_movl_env_T0(offsetof(CPUSPARCState
, otherwin
));
2112 gen_op_movl_env_T0(offsetof(CPUSPARCState
, wstate
));
2114 case 16: // UA2005 gl
2115 gen_op_movl_env_T0(offsetof(CPUSPARCState
, gl
));
2117 case 26: // UA2005 strand status
2118 if (!hypervisor(dc
))
2120 gen_op_movl_env_T0(offsetof(CPUSPARCState
, ssr
));
2130 case 0x33: /* wrtbr, UA2005 wrhpr */
2132 #ifndef TARGET_SPARC64
2133 if (!supervisor(dc
))
2136 gen_op_movtl_env_T0(offsetof(CPUSPARCState
, tbr
));
2138 if (!hypervisor(dc
))
2143 // XXX gen_op_wrhpstate();
2151 // XXX gen_op_wrhtstate();
2154 gen_op_movl_env_T0(offsetof(CPUSPARCState
, hintp
));
2157 gen_op_movl_env_T0(offsetof(CPUSPARCState
, htba
));
2159 case 31: // hstick_cmpr
2160 gen_op_movtl_env_T0(offsetof(CPUSPARCState
, hstick_cmpr
));
2161 gen_op_wrhstick_cmpr();
2163 case 6: // hver readonly
2171 #ifdef TARGET_SPARC64
2172 case 0x2c: /* V9 movcc */
2174 int cc
= GET_FIELD_SP(insn
, 11, 12);
2175 int cond
= GET_FIELD_SP(insn
, 14, 17);
2176 if (IS_IMM
) { /* immediate */
2177 rs2
= GET_FIELD_SPs(insn
, 0, 10);
2178 gen_movl_simm_T1(rs2
);
2181 rs2
= GET_FIELD_SP(insn
, 0, 4);
2182 gen_movl_reg_T1(rs2
);
2184 gen_movl_reg_T0(rd
);
2186 if (insn
& (1 << 18)) {
2188 gen_cond
[0][cond
]();
2190 gen_cond
[1][cond
]();
2194 gen_fcond
[cc
][cond
]();
2197 gen_movl_T0_reg(rd
);
2200 case 0x2d: /* V9 sdivx */
2201 gen_op_sdivx_T1_T0();
2202 gen_movl_T0_reg(rd
);
2204 case 0x2e: /* V9 popc */
2206 if (IS_IMM
) { /* immediate */
2207 rs2
= GET_FIELD_SPs(insn
, 0, 12);
2208 gen_movl_simm_T1(rs2
);
2209 // XXX optimize: popc(constant)
2212 rs2
= GET_FIELD_SP(insn
, 0, 4);
2213 gen_movl_reg_T1(rs2
);
2216 gen_movl_T0_reg(rd
);
2218 case 0x2f: /* V9 movr */
2220 int cond
= GET_FIELD_SP(insn
, 10, 12);
2221 rs1
= GET_FIELD(insn
, 13, 17);
2223 gen_movl_reg_T0(rs1
);
2225 if (IS_IMM
) { /* immediate */
2226 rs2
= GET_FIELD_SPs(insn
, 0, 10);
2227 gen_movl_simm_T1(rs2
);
2230 rs2
= GET_FIELD_SP(insn
, 0, 4);
2231 gen_movl_reg_T1(rs2
);
2233 gen_movl_reg_T0(rd
);
2235 gen_movl_T0_reg(rd
);
2243 } else if (xop
== 0x36) { /* UltraSparc shutdown, VIS, V8 CPop1 */
2244 #ifdef TARGET_SPARC64
2245 int opf
= GET_FIELD_SP(insn
, 5, 13);
2246 rs1
= GET_FIELD(insn
, 13, 17);
2247 rs2
= GET_FIELD(insn
, 27, 31);
2248 if (gen_trap_ifnofpu(dc
))
2252 case 0x000: /* VIS I edge8cc */
2253 case 0x001: /* VIS II edge8n */
2254 case 0x002: /* VIS I edge8lcc */
2255 case 0x003: /* VIS II edge8ln */
2256 case 0x004: /* VIS I edge16cc */
2257 case 0x005: /* VIS II edge16n */
2258 case 0x006: /* VIS I edge16lcc */
2259 case 0x007: /* VIS II edge16ln */
2260 case 0x008: /* VIS I edge32cc */
2261 case 0x009: /* VIS II edge32n */
2262 case 0x00a: /* VIS I edge32lcc */
2263 case 0x00b: /* VIS II edge32ln */
2266 case 0x010: /* VIS I array8 */
2267 gen_movl_reg_T0(rs1
);
2268 gen_movl_reg_T1(rs2
);
2270 gen_movl_T0_reg(rd
);
2272 case 0x012: /* VIS I array16 */
2273 gen_movl_reg_T0(rs1
);
2274 gen_movl_reg_T1(rs2
);
2276 gen_movl_T0_reg(rd
);
2278 case 0x014: /* VIS I array32 */
2279 gen_movl_reg_T0(rs1
);
2280 gen_movl_reg_T1(rs2
);
2282 gen_movl_T0_reg(rd
);
2284 case 0x018: /* VIS I alignaddr */
2285 gen_movl_reg_T0(rs1
);
2286 gen_movl_reg_T1(rs2
);
2288 gen_movl_T0_reg(rd
);
2290 case 0x019: /* VIS II bmask */
2291 case 0x01a: /* VIS I alignaddrl */
2294 case 0x020: /* VIS I fcmple16 */
2295 gen_op_load_fpr_DT0(rs1
);
2296 gen_op_load_fpr_DT1(rs2
);
2298 gen_op_store_DT0_fpr(rd
);
2300 case 0x022: /* VIS I fcmpne16 */
2301 gen_op_load_fpr_DT0(rs1
);
2302 gen_op_load_fpr_DT1(rs2
);
2304 gen_op_store_DT0_fpr(rd
);
2306 case 0x024: /* VIS I fcmple32 */
2307 gen_op_load_fpr_DT0(rs1
);
2308 gen_op_load_fpr_DT1(rs2
);
2310 gen_op_store_DT0_fpr(rd
);
2312 case 0x026: /* VIS I fcmpne32 */
2313 gen_op_load_fpr_DT0(rs1
);
2314 gen_op_load_fpr_DT1(rs2
);
2316 gen_op_store_DT0_fpr(rd
);
2318 case 0x028: /* VIS I fcmpgt16 */
2319 gen_op_load_fpr_DT0(rs1
);
2320 gen_op_load_fpr_DT1(rs2
);
2322 gen_op_store_DT0_fpr(rd
);
2324 case 0x02a: /* VIS I fcmpeq16 */
2325 gen_op_load_fpr_DT0(rs1
);
2326 gen_op_load_fpr_DT1(rs2
);
2328 gen_op_store_DT0_fpr(rd
);
2330 case 0x02c: /* VIS I fcmpgt32 */
2331 gen_op_load_fpr_DT0(rs1
);
2332 gen_op_load_fpr_DT1(rs2
);
2334 gen_op_store_DT0_fpr(rd
);
2336 case 0x02e: /* VIS I fcmpeq32 */
2337 gen_op_load_fpr_DT0(rs1
);
2338 gen_op_load_fpr_DT1(rs2
);
2340 gen_op_store_DT0_fpr(rd
);
2342 case 0x031: /* VIS I fmul8x16 */
2343 gen_op_load_fpr_DT0(rs1
);
2344 gen_op_load_fpr_DT1(rs2
);
2346 gen_op_store_DT0_fpr(rd
);
2348 case 0x033: /* VIS I fmul8x16au */
2349 gen_op_load_fpr_DT0(rs1
);
2350 gen_op_load_fpr_DT1(rs2
);
2351 gen_op_fmul8x16au();
2352 gen_op_store_DT0_fpr(rd
);
2354 case 0x035: /* VIS I fmul8x16al */
2355 gen_op_load_fpr_DT0(rs1
);
2356 gen_op_load_fpr_DT1(rs2
);
2357 gen_op_fmul8x16al();
2358 gen_op_store_DT0_fpr(rd
);
2360 case 0x036: /* VIS I fmul8sux16 */
2361 gen_op_load_fpr_DT0(rs1
);
2362 gen_op_load_fpr_DT1(rs2
);
2363 gen_op_fmul8sux16();
2364 gen_op_store_DT0_fpr(rd
);
2366 case 0x037: /* VIS I fmul8ulx16 */
2367 gen_op_load_fpr_DT0(rs1
);
2368 gen_op_load_fpr_DT1(rs2
);
2369 gen_op_fmul8ulx16();
2370 gen_op_store_DT0_fpr(rd
);
2372 case 0x038: /* VIS I fmuld8sux16 */
2373 gen_op_load_fpr_DT0(rs1
);
2374 gen_op_load_fpr_DT1(rs2
);
2375 gen_op_fmuld8sux16();
2376 gen_op_store_DT0_fpr(rd
);
2378 case 0x039: /* VIS I fmuld8ulx16 */
2379 gen_op_load_fpr_DT0(rs1
);
2380 gen_op_load_fpr_DT1(rs2
);
2381 gen_op_fmuld8ulx16();
2382 gen_op_store_DT0_fpr(rd
);
2384 case 0x03a: /* VIS I fpack32 */
2385 case 0x03b: /* VIS I fpack16 */
2386 case 0x03d: /* VIS I fpackfix */
2387 case 0x03e: /* VIS I pdist */
2390 case 0x048: /* VIS I faligndata */
2391 gen_op_load_fpr_DT0(rs1
);
2392 gen_op_load_fpr_DT1(rs2
);
2393 gen_op_faligndata();
2394 gen_op_store_DT0_fpr(rd
);
2396 case 0x04b: /* VIS I fpmerge */
2397 gen_op_load_fpr_DT0(rs1
);
2398 gen_op_load_fpr_DT1(rs2
);
2400 gen_op_store_DT0_fpr(rd
);
2402 case 0x04c: /* VIS II bshuffle */
2405 case 0x04d: /* VIS I fexpand */
2406 gen_op_load_fpr_DT0(rs1
);
2407 gen_op_load_fpr_DT1(rs2
);
2409 gen_op_store_DT0_fpr(rd
);
2411 case 0x050: /* VIS I fpadd16 */
2412 gen_op_load_fpr_DT0(rs1
);
2413 gen_op_load_fpr_DT1(rs2
);
2415 gen_op_store_DT0_fpr(rd
);
2417 case 0x051: /* VIS I fpadd16s */
2418 gen_op_load_fpr_FT0(rs1
);
2419 gen_op_load_fpr_FT1(rs2
);
2421 gen_op_store_FT0_fpr(rd
);
2423 case 0x052: /* VIS I fpadd32 */
2424 gen_op_load_fpr_DT0(rs1
);
2425 gen_op_load_fpr_DT1(rs2
);
2427 gen_op_store_DT0_fpr(rd
);
2429 case 0x053: /* VIS I fpadd32s */
2430 gen_op_load_fpr_FT0(rs1
);
2431 gen_op_load_fpr_FT1(rs2
);
2433 gen_op_store_FT0_fpr(rd
);
2435 case 0x054: /* VIS I fpsub16 */
2436 gen_op_load_fpr_DT0(rs1
);
2437 gen_op_load_fpr_DT1(rs2
);
2439 gen_op_store_DT0_fpr(rd
);
2441 case 0x055: /* VIS I fpsub16s */
2442 gen_op_load_fpr_FT0(rs1
);
2443 gen_op_load_fpr_FT1(rs2
);
2445 gen_op_store_FT0_fpr(rd
);
2447 case 0x056: /* VIS I fpsub32 */
2448 gen_op_load_fpr_DT0(rs1
);
2449 gen_op_load_fpr_DT1(rs2
);
2451 gen_op_store_DT0_fpr(rd
);
2453 case 0x057: /* VIS I fpsub32s */
2454 gen_op_load_fpr_FT0(rs1
);
2455 gen_op_load_fpr_FT1(rs2
);
2457 gen_op_store_FT0_fpr(rd
);
2459 case 0x060: /* VIS I fzero */
2460 gen_op_movl_DT0_0();
2461 gen_op_store_DT0_fpr(rd
);
2463 case 0x061: /* VIS I fzeros */
2464 gen_op_movl_FT0_0();
2465 gen_op_store_FT0_fpr(rd
);
2467 case 0x062: /* VIS I fnor */
2468 gen_op_load_fpr_DT0(rs1
);
2469 gen_op_load_fpr_DT1(rs2
);
2471 gen_op_store_DT0_fpr(rd
);
2473 case 0x063: /* VIS I fnors */
2474 gen_op_load_fpr_FT0(rs1
);
2475 gen_op_load_fpr_FT1(rs2
);
2477 gen_op_store_FT0_fpr(rd
);
2479 case 0x064: /* VIS I fandnot2 */
2480 gen_op_load_fpr_DT1(rs1
);
2481 gen_op_load_fpr_DT0(rs2
);
2483 gen_op_store_DT0_fpr(rd
);
2485 case 0x065: /* VIS I fandnot2s */
2486 gen_op_load_fpr_FT1(rs1
);
2487 gen_op_load_fpr_FT0(rs2
);
2489 gen_op_store_FT0_fpr(rd
);
2491 case 0x066: /* VIS I fnot2 */
2492 gen_op_load_fpr_DT1(rs2
);
2494 gen_op_store_DT0_fpr(rd
);
2496 case 0x067: /* VIS I fnot2s */
2497 gen_op_load_fpr_FT1(rs2
);
2499 gen_op_store_FT0_fpr(rd
);
2501 case 0x068: /* VIS I fandnot1 */
2502 gen_op_load_fpr_DT0(rs1
);
2503 gen_op_load_fpr_DT1(rs2
);
2505 gen_op_store_DT0_fpr(rd
);
2507 case 0x069: /* VIS I fandnot1s */
2508 gen_op_load_fpr_FT0(rs1
);
2509 gen_op_load_fpr_FT1(rs2
);
2511 gen_op_store_FT0_fpr(rd
);
2513 case 0x06a: /* VIS I fnot1 */
2514 gen_op_load_fpr_DT1(rs1
);
2516 gen_op_store_DT0_fpr(rd
);
2518 case 0x06b: /* VIS I fnot1s */
2519 gen_op_load_fpr_FT1(rs1
);
2521 gen_op_store_FT0_fpr(rd
);
2523 case 0x06c: /* VIS I fxor */
2524 gen_op_load_fpr_DT0(rs1
);
2525 gen_op_load_fpr_DT1(rs2
);
2527 gen_op_store_DT0_fpr(rd
);
2529 case 0x06d: /* VIS I fxors */
2530 gen_op_load_fpr_FT0(rs1
);
2531 gen_op_load_fpr_FT1(rs2
);
2533 gen_op_store_FT0_fpr(rd
);
2535 case 0x06e: /* VIS I fnand */
2536 gen_op_load_fpr_DT0(rs1
);
2537 gen_op_load_fpr_DT1(rs2
);
2539 gen_op_store_DT0_fpr(rd
);
2541 case 0x06f: /* VIS I fnands */
2542 gen_op_load_fpr_FT0(rs1
);
2543 gen_op_load_fpr_FT1(rs2
);
2545 gen_op_store_FT0_fpr(rd
);
2547 case 0x070: /* VIS I fand */
2548 gen_op_load_fpr_DT0(rs1
);
2549 gen_op_load_fpr_DT1(rs2
);
2551 gen_op_store_DT0_fpr(rd
);
2553 case 0x071: /* VIS I fands */
2554 gen_op_load_fpr_FT0(rs1
);
2555 gen_op_load_fpr_FT1(rs2
);
2557 gen_op_store_FT0_fpr(rd
);
2559 case 0x072: /* VIS I fxnor */
2560 gen_op_load_fpr_DT0(rs1
);
2561 gen_op_load_fpr_DT1(rs2
);
2563 gen_op_store_DT0_fpr(rd
);
2565 case 0x073: /* VIS I fxnors */
2566 gen_op_load_fpr_FT0(rs1
);
2567 gen_op_load_fpr_FT1(rs2
);
2569 gen_op_store_FT0_fpr(rd
);
2571 case 0x074: /* VIS I fsrc1 */
2572 gen_op_load_fpr_DT0(rs1
);
2573 gen_op_store_DT0_fpr(rd
);
2575 case 0x075: /* VIS I fsrc1s */
2576 gen_op_load_fpr_FT0(rs1
);
2577 gen_op_store_FT0_fpr(rd
);
2579 case 0x076: /* VIS I fornot2 */
2580 gen_op_load_fpr_DT1(rs1
);
2581 gen_op_load_fpr_DT0(rs2
);
2583 gen_op_store_DT0_fpr(rd
);
2585 case 0x077: /* VIS I fornot2s */
2586 gen_op_load_fpr_FT1(rs1
);
2587 gen_op_load_fpr_FT0(rs2
);
2589 gen_op_store_FT0_fpr(rd
);
2591 case 0x078: /* VIS I fsrc2 */
2592 gen_op_load_fpr_DT0(rs2
);
2593 gen_op_store_DT0_fpr(rd
);
2595 case 0x079: /* VIS I fsrc2s */
2596 gen_op_load_fpr_FT0(rs2
);
2597 gen_op_store_FT0_fpr(rd
);
2599 case 0x07a: /* VIS I fornot1 */
2600 gen_op_load_fpr_DT0(rs1
);
2601 gen_op_load_fpr_DT1(rs2
);
2603 gen_op_store_DT0_fpr(rd
);
2605 case 0x07b: /* VIS I fornot1s */
2606 gen_op_load_fpr_FT0(rs1
);
2607 gen_op_load_fpr_FT1(rs2
);
2609 gen_op_store_FT0_fpr(rd
);
2611 case 0x07c: /* VIS I for */
2612 gen_op_load_fpr_DT0(rs1
);
2613 gen_op_load_fpr_DT1(rs2
);
2615 gen_op_store_DT0_fpr(rd
);
2617 case 0x07d: /* VIS I fors */
2618 gen_op_load_fpr_FT0(rs1
);
2619 gen_op_load_fpr_FT1(rs2
);
2621 gen_op_store_FT0_fpr(rd
);
2623 case 0x07e: /* VIS I fone */
2624 gen_op_movl_DT0_1();
2625 gen_op_store_DT0_fpr(rd
);
2627 case 0x07f: /* VIS I fones */
2628 gen_op_movl_FT0_1();
2629 gen_op_store_FT0_fpr(rd
);
2631 case 0x080: /* VIS I shutdown */
2632 case 0x081: /* VIS II siam */
2641 } else if (xop
== 0x37) { /* V8 CPop2, V9 impdep2 */
2642 #ifdef TARGET_SPARC64
2647 #ifdef TARGET_SPARC64
2648 } else if (xop
== 0x39) { /* V9 return */
2649 rs1
= GET_FIELD(insn
, 13, 17);
2650 gen_movl_reg_T0(rs1
);
2651 if (IS_IMM
) { /* immediate */
2652 rs2
= GET_FIELDs(insn
, 19, 31);
2656 gen_movl_simm_T1(rs2
);
2661 } else { /* register */
2662 rs2
= GET_FIELD(insn
, 27, 31);
2666 gen_movl_reg_T1(rs2
);
2674 gen_op_movl_npc_T0();
2675 dc
->npc
= DYNAMIC_PC
;
2679 rs1
= GET_FIELD(insn
, 13, 17);
2680 gen_movl_reg_T0(rs1
);
2681 if (IS_IMM
) { /* immediate */
2682 rs2
= GET_FIELDs(insn
, 19, 31);
2686 gen_movl_simm_T1(rs2
);
2691 } else { /* register */
2692 rs2
= GET_FIELD(insn
, 27, 31);
2696 gen_movl_reg_T1(rs2
);
2703 case 0x38: /* jmpl */
2706 #ifdef TARGET_SPARC64
2707 if (dc
->pc
== (uint32_t)dc
->pc
) {
2708 gen_op_movl_T1_im(dc
->pc
);
2710 gen_op_movq_T1_im64(dc
->pc
>> 32, dc
->pc
);
2713 gen_op_movl_T1_im(dc
->pc
);
2715 gen_movl_T1_reg(rd
);
2718 gen_op_movl_npc_T0();
2719 dc
->npc
= DYNAMIC_PC
;
2722 #if !defined(CONFIG_USER_ONLY) && !defined(TARGET_SPARC64)
2723 case 0x39: /* rett, V9 return */
2725 if (!supervisor(dc
))
2728 gen_op_movl_npc_T0();
2729 dc
->npc
= DYNAMIC_PC
;
2734 case 0x3b: /* flush */
2737 case 0x3c: /* save */
2740 gen_movl_T0_reg(rd
);
2742 case 0x3d: /* restore */
2745 gen_movl_T0_reg(rd
);
2747 #if !defined(CONFIG_USER_ONLY) && defined(TARGET_SPARC64)
2748 case 0x3e: /* V9 done/retry */
2752 if (!supervisor(dc
))
2754 dc
->npc
= DYNAMIC_PC
;
2755 dc
->pc
= DYNAMIC_PC
;
2759 if (!supervisor(dc
))
2761 dc
->npc
= DYNAMIC_PC
;
2762 dc
->pc
= DYNAMIC_PC
;
2778 case 3: /* load/store instructions */
2780 unsigned int xop
= GET_FIELD(insn
, 7, 12);
2781 rs1
= GET_FIELD(insn
, 13, 17);
2783 gen_movl_reg_T0(rs1
);
2784 if (IS_IMM
) { /* immediate */
2785 rs2
= GET_FIELDs(insn
, 19, 31);
2789 gen_movl_simm_T1(rs2
);
2794 } else { /* register */
2795 rs2
= GET_FIELD(insn
, 27, 31);
2799 gen_movl_reg_T1(rs2
);
2805 if (xop
< 4 || (xop
> 7 && xop
< 0x14 && xop
!= 0x0e) || \
2806 (xop
> 0x17 && xop
<= 0x1d ) || \
2807 (xop
> 0x2c && xop
<= 0x33) || xop
== 0x1f) {
2809 case 0x0: /* load word */
2812 case 0x1: /* load unsigned byte */
2815 case 0x2: /* load unsigned halfword */
2818 case 0x3: /* load double word */
2822 gen_movl_T0_reg(rd
+ 1);
2824 case 0x9: /* load signed byte */
2827 case 0xa: /* load signed halfword */
2830 case 0xd: /* ldstub -- XXX: should be atomically */
2831 gen_op_ldst(ldstub
);
2833 case 0x0f: /* swap register with memory. Also atomically */
2834 gen_movl_reg_T1(rd
);
2837 #if !defined(CONFIG_USER_ONLY) || defined(TARGET_SPARC64)
2838 case 0x10: /* load word alternate */
2839 #ifndef TARGET_SPARC64
2842 if (!supervisor(dc
))
2845 gen_op_lda(insn
, 1, 4, 0);
2847 case 0x11: /* load unsigned byte alternate */
2848 #ifndef TARGET_SPARC64
2851 if (!supervisor(dc
))
2854 gen_op_lduba(insn
, 1, 1, 0);
2856 case 0x12: /* load unsigned halfword alternate */
2857 #ifndef TARGET_SPARC64
2860 if (!supervisor(dc
))
2863 gen_op_lduha(insn
, 1, 2, 0);
2865 case 0x13: /* load double word alternate */
2866 #ifndef TARGET_SPARC64
2869 if (!supervisor(dc
))
2874 gen_op_ldda(insn
, 1, 8, 0);
2875 gen_movl_T0_reg(rd
+ 1);
2877 case 0x19: /* load signed byte alternate */
2878 #ifndef TARGET_SPARC64
2881 if (!supervisor(dc
))
2884 gen_op_ldsba(insn
, 1, 1, 1);
2886 case 0x1a: /* load signed halfword alternate */
2887 #ifndef TARGET_SPARC64
2890 if (!supervisor(dc
))
2893 gen_op_ldsha(insn
, 1, 2 ,1);
2895 case 0x1d: /* ldstuba -- XXX: should be atomically */
2896 #ifndef TARGET_SPARC64
2899 if (!supervisor(dc
))
2902 gen_op_ldstuba(insn
, 1, 1, 0);
2904 case 0x1f: /* swap reg with alt. memory. Also atomically */
2905 #ifndef TARGET_SPARC64
2908 if (!supervisor(dc
))
2911 gen_movl_reg_T1(rd
);
2912 gen_op_swapa(insn
, 1, 4, 0);
2915 #ifndef TARGET_SPARC64
2916 case 0x30: /* ldc */
2917 case 0x31: /* ldcsr */
2918 case 0x33: /* lddc */
2920 /* avoid warnings */
2921 (void) &gen_op_stfa
;
2922 (void) &gen_op_stdfa
;
2923 (void) &gen_op_ldfa
;
2924 (void) &gen_op_lddfa
;
2926 #if !defined(CONFIG_USER_ONLY)
2928 (void) &gen_op_casx
;
2932 #ifdef TARGET_SPARC64
2933 case 0x08: /* V9 ldsw */
2936 case 0x0b: /* V9 ldx */
2939 case 0x18: /* V9 ldswa */
2940 gen_op_ldswa(insn
, 1, 4, 1);
2942 case 0x1b: /* V9 ldxa */
2943 gen_op_ldxa(insn
, 1, 8, 0);
2945 case 0x2d: /* V9 prefetch, no effect */
2947 case 0x30: /* V9 ldfa */
2948 gen_op_ldfa(insn
, 1, 8, 0); // XXX
2950 case 0x33: /* V9 lddfa */
2951 gen_op_lddfa(insn
, 1, 8, 0); // XXX
2954 case 0x3d: /* V9 prefetcha, no effect */
2956 case 0x32: /* V9 ldqfa */
2962 gen_movl_T1_reg(rd
);
2963 #ifdef TARGET_SPARC64
2966 } else if (xop
>= 0x20 && xop
< 0x24) {
2967 if (gen_trap_ifnofpu(dc
))
2970 case 0x20: /* load fpreg */
2972 gen_op_store_FT0_fpr(rd
);
2974 case 0x21: /* load fsr */
2978 case 0x22: /* load quad fpreg */
2980 case 0x23: /* load double fpreg */
2982 gen_op_store_DT0_fpr(DFPREG(rd
));
2987 } else if (xop
< 8 || (xop
>= 0x14 && xop
< 0x18) || \
2988 xop
== 0xe || xop
== 0x1e) {
2989 gen_movl_reg_T1(rd
);
3004 gen_movl_reg_T2(rd
+ 1);
3007 #if !defined(CONFIG_USER_ONLY) || defined(TARGET_SPARC64)
3009 #ifndef TARGET_SPARC64
3012 if (!supervisor(dc
))
3015 gen_op_sta(insn
, 0, 4, 0);
3018 #ifndef TARGET_SPARC64
3021 if (!supervisor(dc
))
3024 gen_op_stba(insn
, 0, 1, 0);
3027 #ifndef TARGET_SPARC64
3030 if (!supervisor(dc
))
3033 gen_op_stha(insn
, 0, 2, 0);
3036 #ifndef TARGET_SPARC64
3039 if (!supervisor(dc
))
3045 gen_movl_reg_T2(rd
+ 1);
3046 gen_op_stda(insn
, 0, 8, 0);
3049 #ifdef TARGET_SPARC64
3050 case 0x0e: /* V9 stx */
3053 case 0x1e: /* V9 stxa */
3054 gen_op_stxa(insn
, 0, 8, 0); // XXX
3060 } else if (xop
> 0x23 && xop
< 0x28) {
3061 if (gen_trap_ifnofpu(dc
))
3065 gen_op_load_fpr_FT0(rd
);
3068 case 0x25: /* stfsr, V9 stxfsr */
3072 #if !defined(CONFIG_USER_ONLY)
3073 case 0x26: /* stdfq */
3074 if (!supervisor(dc
))
3076 if (gen_trap_ifnofpu(dc
))
3081 gen_op_load_fpr_DT0(DFPREG(rd
));
3087 } else if (xop
> 0x33 && xop
< 0x3f) {
3089 #ifdef TARGET_SPARC64
3090 case 0x34: /* V9 stfa */
3091 gen_op_stfa(insn
, 0, 0, 0); // XXX
3093 case 0x37: /* V9 stdfa */
3094 gen_op_stdfa(insn
, 0, 0, 0); // XXX
3096 case 0x3c: /* V9 casa */
3097 gen_op_casa(insn
, 0, 4, 0); // XXX
3099 case 0x3e: /* V9 casxa */
3100 gen_op_casxa(insn
, 0, 8, 0); // XXX
3102 case 0x36: /* V9 stqfa */
3105 case 0x34: /* stc */
3106 case 0x35: /* stcsr */
3107 case 0x36: /* stdcq */
3108 case 0x37: /* stdc */
3120 /* default case for non jump instructions */
3121 if (dc
->npc
== DYNAMIC_PC
) {
3122 dc
->pc
= DYNAMIC_PC
;
3124 } else if (dc
->npc
== JUMP_PC
) {
3125 /* we can do a static jump */
3126 gen_branch2(dc
, (long)dc
->tb
, dc
->jump_pc
[0], dc
->jump_pc
[1]);
3130 dc
->npc
= dc
->npc
+ 4;
3136 gen_op_exception(TT_ILL_INSN
);
3139 #if !defined(CONFIG_USER_ONLY)
3142 gen_op_exception(TT_PRIV_INSN
);
3148 gen_op_fpexception_im(FSR_FTT_UNIMPFPOP
);
3151 #if !defined(CONFIG_USER_ONLY)
3154 gen_op_fpexception_im(FSR_FTT_SEQ_ERROR
);
3158 #ifndef TARGET_SPARC64
3161 gen_op_exception(TT_NCP_INSN
);
3167 static inline int gen_intermediate_code_internal(TranslationBlock
* tb
,
3168 int spc
, CPUSPARCState
*env
)
3170 target_ulong pc_start
, last_pc
;
3171 uint16_t *gen_opc_end
;
3172 DisasContext dc1
, *dc
= &dc1
;
3175 memset(dc
, 0, sizeof(DisasContext
));
3180 dc
->npc
= (target_ulong
) tb
->cs_base
;
3181 #if defined(CONFIG_USER_ONLY)
3183 dc
->fpu_enabled
= 1;
3185 dc
->mem_idx
= ((env
->psrs
) != 0);
3186 #ifdef TARGET_SPARC64
3187 dc
->fpu_enabled
= (((env
->pstate
& PS_PEF
) != 0) && ((env
->fprs
& FPRS_FEF
) != 0));
3189 dc
->fpu_enabled
= ((env
->psref
) != 0);
3192 gen_opc_ptr
= gen_opc_buf
;
3193 gen_opc_end
= gen_opc_buf
+ OPC_MAX_SIZE
;
3194 gen_opparam_ptr
= gen_opparam_buf
;
3198 if (env
->nb_breakpoints
> 0) {
3199 for(j
= 0; j
< env
->nb_breakpoints
; j
++) {
3200 if (env
->breakpoints
[j
] == dc
->pc
) {
3201 if (dc
->pc
!= pc_start
)
3213 fprintf(logfile
, "Search PC...\n");
3214 j
= gen_opc_ptr
- gen_opc_buf
;
3218 gen_opc_instr_start
[lj
++] = 0;
3219 gen_opc_pc
[lj
] = dc
->pc
;
3220 gen_opc_npc
[lj
] = dc
->npc
;
3221 gen_opc_instr_start
[lj
] = 1;
3225 disas_sparc_insn(dc
);
3229 /* if the next PC is different, we abort now */
3230 if (dc
->pc
!= (last_pc
+ 4))
3232 /* if we reach a page boundary, we stop generation so that the
3233 PC of a TT_TFAULT exception is always in the right page */
3234 if ((dc
->pc
& (TARGET_PAGE_SIZE
- 1)) == 0)
3236 /* if single step mode, we generate only one instruction and
3237 generate an exception */
3238 if (env
->singlestep_enabled
) {
3244 } while ((gen_opc_ptr
< gen_opc_end
) &&
3245 (dc
->pc
- pc_start
) < (TARGET_PAGE_SIZE
- 32));
3249 if (dc
->pc
!= DYNAMIC_PC
&&
3250 (dc
->npc
!= DYNAMIC_PC
&& dc
->npc
!= JUMP_PC
)) {
3251 /* static PC and NPC: we can use direct chaining */
3252 gen_branch(dc
, (long)tb
, dc
->pc
, dc
->npc
);
3254 if (dc
->pc
!= DYNAMIC_PC
)
3261 *gen_opc_ptr
= INDEX_op_end
;
3263 j
= gen_opc_ptr
- gen_opc_buf
;
3266 gen_opc_instr_start
[lj
++] = 0;
3273 gen_opc_jump_pc
[0] = dc
->jump_pc
[0];
3274 gen_opc_jump_pc
[1] = dc
->jump_pc
[1];
3276 tb
->size
= last_pc
+ 4 - pc_start
;
3279 if (loglevel
& CPU_LOG_TB_IN_ASM
) {
3280 fprintf(logfile
, "--------------\n");
3281 fprintf(logfile
, "IN: %s\n", lookup_symbol(pc_start
));
3282 target_disas(logfile
, pc_start
, last_pc
+ 4 - pc_start
, 0);
3283 fprintf(logfile
, "\n");
3284 if (loglevel
& CPU_LOG_TB_OP
) {
3285 fprintf(logfile
, "OP:\n");
3286 dump_ops(gen_opc_buf
, gen_opparam_buf
);
3287 fprintf(logfile
, "\n");
3294 int gen_intermediate_code(CPUSPARCState
* env
, TranslationBlock
* tb
)
3296 return gen_intermediate_code_internal(tb
, 0, env
);
3299 int gen_intermediate_code_pc(CPUSPARCState
* env
, TranslationBlock
* tb
)
3301 return gen_intermediate_code_internal(tb
, 1, env
);
3304 extern int ram_size
;
3306 void cpu_reset(CPUSPARCState
*env
)
3311 env
->regwptr
= env
->regbase
+ (env
->cwp
* 16);
3312 #if defined(CONFIG_USER_ONLY)
3313 env
->user_mode_only
= 1;
3314 #ifdef TARGET_SPARC64
3315 env
->cleanwin
= NWINDOWS
- 1;
3316 env
->cansave
= NWINDOWS
- 1;
3322 #ifdef TARGET_SPARC64
3323 env
->pstate
= PS_PRIV
;
3324 env
->pc
= 0x1fff0000000ULL
;
3326 env
->pc
= 0xffd00000;
3327 env
->mmuregs
[0] &= ~(MMU_E
| MMU_NF
);
3329 env
->npc
= env
->pc
+ 4;
3333 CPUSPARCState
*cpu_sparc_init(void)
3337 env
= qemu_mallocz(sizeof(CPUSPARCState
));
3345 static const sparc_def_t sparc_defs
[] = {
3346 #ifdef TARGET_SPARC64
3348 .name
= "TI UltraSparc II",
3349 .iu_version
= ((0x17ULL
<< 48) | (0x11ULL
<< 32) | (0 << 24)
3350 | (MAXTL
<< 8) | (NWINDOWS
- 1)),
3351 .fpu_version
= 0x00000000,
3356 .name
= "Fujitsu MB86904",
3357 .iu_version
= 0x04 << 24, /* Impl 0, ver 4 */
3358 .fpu_version
= 4 << 17, /* FPU version 4 (Meiko) */
3359 .mmu_version
= 0x04 << 24, /* Impl 0, ver 4 */
3362 .name
= "Fujitsu MB86907",
3363 .iu_version
= 0x05 << 24, /* Impl 0, ver 5 */
3364 .fpu_version
= 4 << 17, /* FPU version 4 (Meiko) */
3365 .mmu_version
= 0x05 << 24, /* Impl 0, ver 5 */
3368 .name
= "TI MicroSparc I",
3369 .iu_version
= 0x41000000,
3370 .fpu_version
= 4 << 17,
3371 .mmu_version
= 0x41000000,
3374 .name
= "TI SuperSparc II",
3375 .iu_version
= 0x40000000,
3376 .fpu_version
= 0 << 17,
3377 .mmu_version
= 0x04000000,
3380 .name
= "Ross RT620",
3381 .iu_version
= 0x1e000000,
3382 .fpu_version
= 1 << 17,
3383 .mmu_version
= 0x17000000,
3388 int sparc_find_by_name(const unsigned char *name
, const sparc_def_t
**def
)
3395 for (i
= 0; i
< sizeof(sparc_defs
) / sizeof(sparc_def_t
); i
++) {
3396 if (strcasecmp(name
, sparc_defs
[i
].name
) == 0) {
3397 *def
= &sparc_defs
[i
];
3406 void sparc_cpu_list (FILE *f
, int (*cpu_fprintf
)(FILE *f
, const char *fmt
, ...))
3410 for (i
= 0; i
< sizeof(sparc_defs
) / sizeof(sparc_def_t
); i
++) {
3411 (*cpu_fprintf
)(f
, "Sparc %16s IU " TARGET_FMT_lx
" FPU %08x MMU %08x\n",
3413 sparc_defs
[i
].iu_version
,
3414 sparc_defs
[i
].fpu_version
,
3415 sparc_defs
[i
].mmu_version
);
3419 int cpu_sparc_register (CPUSPARCState
*env
, const sparc_def_t
*def
)
3421 env
->version
= def
->iu_version
;
3422 env
->fsr
= def
->fpu_version
;
3423 #if !defined(TARGET_SPARC64)
3424 env
->mmuregs
[0] = def
->mmu_version
;
3429 #define GET_FLAG(a,b) ((env->psr & a)?b:'-')
3431 void cpu_dump_state(CPUState
*env
, FILE *f
,
3432 int (*cpu_fprintf
)(FILE *f
, const char *fmt
, ...),
3437 cpu_fprintf(f
, "pc: " TARGET_FMT_lx
" npc: " TARGET_FMT_lx
"\n", env
->pc
, env
->npc
);
3438 cpu_fprintf(f
, "General Registers:\n");
3439 for (i
= 0; i
< 4; i
++)
3440 cpu_fprintf(f
, "%%g%c: " TARGET_FMT_lx
"\t", i
+ '0', env
->gregs
[i
]);
3441 cpu_fprintf(f
, "\n");
3443 cpu_fprintf(f
, "%%g%c: " TARGET_FMT_lx
"\t", i
+ '0', env
->gregs
[i
]);
3444 cpu_fprintf(f
, "\nCurrent Register Window:\n");
3445 for (x
= 0; x
< 3; x
++) {
3446 for (i
= 0; i
< 4; i
++)
3447 cpu_fprintf(f
, "%%%c%d: " TARGET_FMT_lx
"\t",
3448 (x
== 0 ? 'o' : (x
== 1 ? 'l' : 'i')), i
,
3449 env
->regwptr
[i
+ x
* 8]);
3450 cpu_fprintf(f
, "\n");
3452 cpu_fprintf(f
, "%%%c%d: " TARGET_FMT_lx
"\t",
3453 (x
== 0 ? 'o' : x
== 1 ? 'l' : 'i'), i
,
3454 env
->regwptr
[i
+ x
* 8]);
3455 cpu_fprintf(f
, "\n");
3457 cpu_fprintf(f
, "\nFloating Point Registers:\n");
3458 for (i
= 0; i
< 32; i
++) {
3460 cpu_fprintf(f
, "%%f%02d:", i
);
3461 cpu_fprintf(f
, " %016lf", env
->fpr
[i
]);
3463 cpu_fprintf(f
, "\n");
3465 #ifdef TARGET_SPARC64
3466 cpu_fprintf(f
, "pstate: 0x%08x ccr: 0x%02x asi: 0x%02x tl: %d fprs: %d\n",
3467 env
->pstate
, GET_CCR(env
), env
->asi
, env
->tl
, env
->fprs
);
3468 cpu_fprintf(f
, "cansave: %d canrestore: %d otherwin: %d wstate %d cleanwin %d cwp %d\n",
3469 env
->cansave
, env
->canrestore
, env
->otherwin
, env
->wstate
,
3470 env
->cleanwin
, NWINDOWS
- 1 - env
->cwp
);
3472 cpu_fprintf(f
, "psr: 0x%08x -> %c%c%c%c %c%c%c wim: 0x%08x\n", GET_PSR(env
),
3473 GET_FLAG(PSR_ZERO
, 'Z'), GET_FLAG(PSR_OVF
, 'V'),
3474 GET_FLAG(PSR_NEG
, 'N'), GET_FLAG(PSR_CARRY
, 'C'),
3475 env
->psrs
?'S':'-', env
->psrps
?'P':'-',
3476 env
->psret
?'E':'-', env
->wim
);
3478 cpu_fprintf(f
, "fsr: 0x%08x\n", GET_FSR32(env
));
3481 #if defined(CONFIG_USER_ONLY)
3482 target_phys_addr_t
cpu_get_phys_page_debug(CPUState
*env
, target_ulong addr
)
3488 extern int get_physical_address (CPUState
*env
, target_phys_addr_t
*physical
, int *prot
,
3489 int *access_index
, target_ulong address
, int rw
,
3492 target_phys_addr_t
cpu_get_phys_page_debug(CPUState
*env
, target_ulong addr
)
3494 target_phys_addr_t phys_addr
;
3495 int prot
, access_index
;
3497 if (get_physical_address(env
, &phys_addr
, &prot
, &access_index
, addr
, 2, 0) != 0)
3498 if (get_physical_address(env
, &phys_addr
, &prot
, &access_index
, addr
, 0, 0) != 0)
3500 if (cpu_get_physical_page_desc(phys_addr
) == IO_MEM_UNASSIGNED
)
3506 void helper_flush(target_ulong addr
)
3509 tb_invalidate_page_range(addr
, addr
+ 8);