?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Break up vl.h.
[qemu/mini2440.git] / hw / pxa2xx.c
blob00cb2370aed20fd46fcb2617a98e90d89568bf20
1 /*
2 * Intel XScale PXA255/270 processor support.
3 *
4 * Copyright (c) 2006 Openedhand Ltd.
5 * Written by Andrzej Zaborowski <balrog@zabor.org>
6 *
7 * This code is licenced under the GPL.
8 */
9
10 #include "hw.h"
11 #include "pxa.h"
12 #include "sysemu.h"
13 #include "pc.h"
14 #include "i2c.h"
15 #include "qemu-timer.h"
16 #include "qemu-char.h"
17
18 static struct {
19 target_phys_addr_t io_base;
20 int irqn;
21 } pxa255_serial[] = {
22 { 0x40100000, PXA2XX_PIC_FFUART },
23 { 0x40200000, PXA2XX_PIC_BTUART },
24 { 0x40700000, PXA2XX_PIC_STUART },
25 { 0x41600000, PXA25X_PIC_HWUART },
26 { 0, 0 }
27 }, pxa270_serial[] = {
28 { 0x40100000, PXA2XX_PIC_FFUART },
29 { 0x40200000, PXA2XX_PIC_BTUART },
30 { 0x40700000, PXA2XX_PIC_STUART },
31 { 0, 0 }
32 };
33
34 typedef struct PXASSPDef {
35 target_phys_addr_t io_base;
36 int irqn;
37 } PXASSPDef;
38
39 #if 0
40 static PXASSPDef pxa250_ssp[] = {
41 { 0x41000000, PXA2XX_PIC_SSP },
42 { 0, 0 }
43 };
44 #endif
45
46 static PXASSPDef pxa255_ssp[] = {
47 { 0x41000000, PXA2XX_PIC_SSP },
48 { 0x41400000, PXA25X_PIC_NSSP },
49 { 0, 0 }
50 };
51
52 #if 0
53 static PXASSPDef pxa26x_ssp[] = {
54 { 0x41000000, PXA2XX_PIC_SSP },
55 { 0x41400000, PXA25X_PIC_NSSP },
56 { 0x41500000, PXA26X_PIC_ASSP },
57 { 0, 0 }
58 };
59 #endif
60
61 static PXASSPDef pxa27x_ssp[] = {
62 { 0x41000000, PXA2XX_PIC_SSP },
63 { 0x41700000, PXA27X_PIC_SSP2 },
64 { 0x41900000, PXA2XX_PIC_SSP3 },
65 { 0, 0 }
66 };
67
68 #define PMCR 0x00 /* Power Manager Control register */
69 #define PSSR 0x04 /* Power Manager Sleep Status register */
70 #define PSPR 0x08 /* Power Manager Scratch-Pad register */
71 #define PWER 0x0c /* Power Manager Wake-Up Enable register */
72 #define PRER 0x10 /* Power Manager Rising-Edge Detect Enable register */
73 #define PFER 0x14 /* Power Manager Falling-Edge Detect Enable register */
74 #define PEDR 0x18 /* Power Manager Edge-Detect Status register */
75 #define PCFR 0x1c /* Power Manager General Configuration register */
76 #define PGSR0 0x20 /* Power Manager GPIO Sleep-State register 0 */
77 #define PGSR1 0x24 /* Power Manager GPIO Sleep-State register 1 */
78 #define PGSR2 0x28 /* Power Manager GPIO Sleep-State register 2 */
79 #define PGSR3 0x2c /* Power Manager GPIO Sleep-State register 3 */
80 #define RCSR 0x30 /* Reset Controller Status register */
81 #define PSLR 0x34 /* Power Manager Sleep Configuration register */
82 #define PTSR 0x38 /* Power Manager Standby Configuration register */
83 #define PVCR 0x40 /* Power Manager Voltage Change Control register */
84 #define PUCR 0x4c /* Power Manager USIM Card Control/Status register */
85 #define PKWR 0x50 /* Power Manager Keyboard Wake-Up Enable register */
86 #define PKSR 0x54 /* Power Manager Keyboard Level-Detect Status */
87 #define PCMD0 0x80 /* Power Manager I2C Command register File 0 */
88 #define PCMD31 0xfc /* Power Manager I2C Command register File 31 */
89
90 static uint32_t pxa2xx_pm_read(void *opaque, target_phys_addr_t addr)
91 {
92 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
93 addr -= s->pm_base;
94
95 switch (addr) {
96 case PMCR ... PCMD31:
97 if (addr & 3)
98 goto fail;
99
100 return s->pm_regs[addr >> 2];
101 default:
102 fail:
103 printf("%s: Bad register " REG_FMT "\n", __FUNCTION__, addr);
104 break;
105 }
106 return 0;
107 }
108
109 static void pxa2xx_pm_write(void *opaque, target_phys_addr_t addr,
110 uint32_t value)
111 {
112 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
113 addr -= s->pm_base;
114
115 switch (addr) {
116 case PMCR:
117 s->pm_regs[addr >> 2] &= 0x15 & ~(value & 0x2a);
118 s->pm_regs[addr >> 2] |= value & 0x15;
119 break;
120
121 case PSSR: /* Read-clean registers */
122 case RCSR:
123 case PKSR:
124 s->pm_regs[addr >> 2] &= ~value;
125 break;
126
127 default: /* Read-write registers */
128 if (addr >= PMCR && addr <= PCMD31 && !(addr & 3)) {
129 s->pm_regs[addr >> 2] = value;
130 break;
131 }
132
133 printf("%s: Bad register " REG_FMT "\n", __FUNCTION__, addr);
134 break;
135 }
136 }
137
138 static CPUReadMemoryFunc *pxa2xx_pm_readfn[] = {
139 pxa2xx_pm_read,
140 pxa2xx_pm_read,
141 pxa2xx_pm_read,
142 };
143
144 static CPUWriteMemoryFunc *pxa2xx_pm_writefn[] = {
145 pxa2xx_pm_write,
146 pxa2xx_pm_write,
147 pxa2xx_pm_write,
148 };
149
150 static void pxa2xx_pm_save(QEMUFile *f, void *opaque)
151 {
152 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
153 int i;
154
155 for (i = 0; i < 0x40; i ++)
156 qemu_put_be32s(f, &s->pm_regs[i]);
157 }
158
159 static int pxa2xx_pm_load(QEMUFile *f, void *opaque, int version_id)
160 {
161 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
162 int i;
163
164 for (i = 0; i < 0x40; i ++)
165 qemu_get_be32s(f, &s->pm_regs[i]);
166
167 return 0;
168 }
169
170 #define CCCR 0x00 /* Core Clock Configuration register */
171 #define CKEN 0x04 /* Clock Enable register */
172 #define OSCC 0x08 /* Oscillator Configuration register */
173 #define CCSR 0x0c /* Core Clock Status register */
174
175 static uint32_t pxa2xx_cm_read(void *opaque, target_phys_addr_t addr)
176 {
177 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
178 addr -= s->cm_base;
179
180 switch (addr) {
181 case CCCR:
182 case CKEN:
183 case OSCC:
184 return s->cm_regs[addr >> 2];
185
186 case CCSR:
187 return s->cm_regs[CCCR >> 2] | (3 << 28);
188
189 default:
190 printf("%s: Bad register " REG_FMT "\n", __FUNCTION__, addr);
191 break;
192 }
193 return 0;
194 }
195
196 static void pxa2xx_cm_write(void *opaque, target_phys_addr_t addr,
197 uint32_t value)
198 {
199 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
200 addr -= s->cm_base;
201
202 switch (addr) {
203 case CCCR:
204 case CKEN:
205 s->cm_regs[addr >> 2] = value;
206 break;
207
208 case OSCC:
209 s->cm_regs[addr >> 2] &= ~0x6c;
210 s->cm_regs[addr >> 2] |= value & 0x6e;
211 if ((value >> 1) & 1) /* OON */
212 s->cm_regs[addr >> 2] |= 1 << 0; /* Oscillator is now stable */
213 break;
214
215 default:
216 printf("%s: Bad register " REG_FMT "\n", __FUNCTION__, addr);
217 break;
218 }
219 }
220
221 static CPUReadMemoryFunc *pxa2xx_cm_readfn[] = {
222 pxa2xx_cm_read,
223 pxa2xx_cm_read,
224 pxa2xx_cm_read,
225 };
226
227 static CPUWriteMemoryFunc *pxa2xx_cm_writefn[] = {
228 pxa2xx_cm_write,
229 pxa2xx_cm_write,
230 pxa2xx_cm_write,
231 };
232
233 static void pxa2xx_cm_save(QEMUFile *f, void *opaque)
234 {
235 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
236 int i;
237
238 for (i = 0; i < 4; i ++)
239 qemu_put_be32s(f, &s->cm_regs[i]);
240 qemu_put_be32s(f, &s->clkcfg);
241 qemu_put_be32s(f, &s->pmnc);
242 }
243
244 static int pxa2xx_cm_load(QEMUFile *f, void *opaque, int version_id)
245 {
246 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
247 int i;
248
249 for (i = 0; i < 4; i ++)
250 qemu_get_be32s(f, &s->cm_regs[i]);
251 qemu_get_be32s(f, &s->clkcfg);
252 qemu_get_be32s(f, &s->pmnc);
253
254 return 0;
255 }
256
257 static uint32_t pxa2xx_clkpwr_read(void *opaque, int op2, int reg, int crm)
258 {
259 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
260
261 switch (reg) {
262 case 6: /* Clock Configuration register */
263 return s->clkcfg;
264
265 case 7: /* Power Mode register */
266 return 0;
267
268 default:
269 printf("%s: Bad register 0x%x\n", __FUNCTION__, reg);
270 break;
271 }
272 return 0;
273 }
274
275 static void pxa2xx_clkpwr_write(void *opaque, int op2, int reg, int crm,
276 uint32_t value)
277 {
278 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
279 static const char *pwrmode[8] = {
280 "Normal", "Idle", "Deep-idle", "Standby",
281 "Sleep", "reserved (!)", "reserved (!)", "Deep-sleep",
282 };
283
284 switch (reg) {
285 case 6: /* Clock Configuration register */
286 s->clkcfg = value & 0xf;
287 if (value & 2)
288 printf("%s: CPU frequency change attempt\n", __FUNCTION__);
289 break;
290
291 case 7: /* Power Mode register */
292 if (value & 8)
293 printf("%s: CPU voltage change attempt\n", __FUNCTION__);
294 switch (value & 7) {
295 case 0:
296 /* Do nothing */
297 break;
298
299 case 1:
300 /* Idle */
301 if (!(s->cm_regs[CCCR >> 2] & (1 << 31))) { /* CPDIS */
302 cpu_interrupt(s->env, CPU_INTERRUPT_HALT);
303 break;
304 }
305 /* Fall through. */
306
307 case 2:
308 /* Deep-Idle */
309 cpu_interrupt(s->env, CPU_INTERRUPT_HALT);
310 s->pm_regs[RCSR >> 2] |= 0x8; /* Set GPR */
311 goto message;
312
313 case 3:
314 s->env->uncached_cpsr =
315 ARM_CPU_MODE_SVC | CPSR_A | CPSR_F | CPSR_I;
316 s->env->cp15.c1_sys = 0;
317 s->env->cp15.c1_coproc = 0;
318 s->env->cp15.c2_base0 = 0;
319 s->env->cp15.c3 = 0;
320 s->pm_regs[PSSR >> 2] |= 0x8; /* Set STS */
321 s->pm_regs[RCSR >> 2] |= 0x8; /* Set GPR */
322
323 /*
324 * The scratch-pad register is almost universally used
325 * for storing the return address on suspend. For the
326 * lack of a resuming bootloader, perform a jump
327 * directly to that address.
328 */
329 memset(s->env->regs, 0, 4 * 15);
330 s->env->regs[15] = s->pm_regs[PSPR >> 2];
331
332 #if 0
333 buffer = 0xe59ff000; /* ldr pc, [pc, #0] */
334 cpu_physical_memory_write(0, &buffer, 4);
335 buffer = s->pm_regs[PSPR >> 2];
336 cpu_physical_memory_write(8, &buffer, 4);
337 #endif
338
339 /* Suspend */
340 cpu_interrupt(cpu_single_env, CPU_INTERRUPT_HALT);
341
342 goto message;
343
344 default:
345 message:
346 printf("%s: machine entered %s mode\n", __FUNCTION__,
347 pwrmode[value & 7]);
348 }
349 break;
350
351 default:
352 printf("%s: Bad register 0x%x\n", __FUNCTION__, reg);
353 break;
354 }
355 }
356
357 /* Performace Monitoring Registers */
358 #define CPPMNC 0 /* Performance Monitor Control register */
359 #define CPCCNT 1 /* Clock Counter register */
360 #define CPINTEN 4 /* Interrupt Enable register */
361 #define CPFLAG 5 /* Overflow Flag register */
362 #define CPEVTSEL 8 /* Event Selection register */
363
364 #define CPPMN0 0 /* Performance Count register 0 */
365 #define CPPMN1 1 /* Performance Count register 1 */
366 #define CPPMN2 2 /* Performance Count register 2 */
367 #define CPPMN3 3 /* Performance Count register 3 */
368
369 static uint32_t pxa2xx_perf_read(void *opaque, int op2, int reg, int crm)
370 {
371 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
372
373 switch (reg) {
374 case CPPMNC:
375 return s->pmnc;
376 case CPCCNT:
377 if (s->pmnc & 1)
378 return qemu_get_clock(vm_clock);
379 else
380 return 0;
381 case CPINTEN:
382 case CPFLAG:
383 case CPEVTSEL:
384 return 0;
385
386 default:
387 printf("%s: Bad register 0x%x\n", __FUNCTION__, reg);
388 break;
389 }
390 return 0;
391 }
392
393 static void pxa2xx_perf_write(void *opaque, int op2, int reg, int crm,
394 uint32_t value)
395 {
396 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
397
398 switch (reg) {
399 case CPPMNC:
400 s->pmnc = value;
401 break;
402
403 case CPCCNT:
404 case CPINTEN:
405 case CPFLAG:
406 case CPEVTSEL:
407 break;
408
409 default:
410 printf("%s: Bad register 0x%x\n", __FUNCTION__, reg);
411 break;
412 }
413 }
414
415 static uint32_t pxa2xx_cp14_read(void *opaque, int op2, int reg, int crm)
416 {
417 switch (crm) {
418 case 0:
419 return pxa2xx_clkpwr_read(opaque, op2, reg, crm);
420 case 1:
421 return pxa2xx_perf_read(opaque, op2, reg, crm);
422 case 2:
423 switch (reg) {
424 case CPPMN0:
425 case CPPMN1:
426 case CPPMN2:
427 case CPPMN3:
428 return 0;
429 }
430 /* Fall through */
431 default:
432 printf("%s: Bad register 0x%x\n", __FUNCTION__, reg);
433 break;
434 }
435 return 0;
436 }
437
438 static void pxa2xx_cp14_write(void *opaque, int op2, int reg, int crm,
439 uint32_t value)
440 {
441 switch (crm) {
442 case 0:
443 pxa2xx_clkpwr_write(opaque, op2, reg, crm, value);
444 break;
445 case 1:
446 pxa2xx_perf_write(opaque, op2, reg, crm, value);
447 break;
448 case 2:
449 switch (reg) {
450 case CPPMN0:
451 case CPPMN1:
452 case CPPMN2:
453 case CPPMN3:
454 return;
455 }
456 /* Fall through */
457 default:
458 printf("%s: Bad register 0x%x\n", __FUNCTION__, reg);
459 break;
460 }
461 }
462
463 #define MDCNFG 0x00 /* SDRAM Configuration register */
464 #define MDREFR 0x04 /* SDRAM Refresh Control register */
465 #define MSC0 0x08 /* Static Memory Control register 0 */
466 #define MSC1 0x0c /* Static Memory Control register 1 */
467 #define MSC2 0x10 /* Static Memory Control register 2 */
468 #define MECR 0x14 /* Expansion Memory Bus Config register */
469 #define SXCNFG 0x1c /* Synchronous Static Memory Config register */
470 #define MCMEM0 0x28 /* PC Card Memory Socket 0 Timing register */
471 #define MCMEM1 0x2c /* PC Card Memory Socket 1 Timing register */
472 #define MCATT0 0x30 /* PC Card Attribute Socket 0 register */
473 #define MCATT1 0x34 /* PC Card Attribute Socket 1 register */
474 #define MCIO0 0x38 /* PC Card I/O Socket 0 Timing register */
475 #define MCIO1 0x3c /* PC Card I/O Socket 1 Timing register */
476 #define MDMRS 0x40 /* SDRAM Mode Register Set Config register */
477 #define BOOT_DEF 0x44 /* Boot-time Default Configuration register */
478 #define ARB_CNTL 0x48 /* Arbiter Control register */
479 #define BSCNTR0 0x4c /* Memory Buffer Strength Control register 0 */
480 #define BSCNTR1 0x50 /* Memory Buffer Strength Control register 1 */
481 #define LCDBSCNTR 0x54 /* LCD Buffer Strength Control register */
482 #define MDMRSLP 0x58 /* Low Power SDRAM Mode Set Config register */
483 #define BSCNTR2 0x5c /* Memory Buffer Strength Control register 2 */
484 #define BSCNTR3 0x60 /* Memory Buffer Strength Control register 3 */
485 #define SA1110 0x64 /* SA-1110 Memory Compatibility register */
486
487 static uint32_t pxa2xx_mm_read(void *opaque, target_phys_addr_t addr)
488 {
489 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
490 addr -= s->mm_base;
491
492 switch (addr) {
493 case MDCNFG ... SA1110:
494 if ((addr & 3) == 0)
495 return s->mm_regs[addr >> 2];
496
497 default:
498 printf("%s: Bad register " REG_FMT "\n", __FUNCTION__, addr);
499 break;
500 }
501 return 0;
502 }
503
504 static void pxa2xx_mm_write(void *opaque, target_phys_addr_t addr,
505 uint32_t value)
506 {
507 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
508 addr -= s->mm_base;
509
510 switch (addr) {
511 case MDCNFG ... SA1110:
512 if ((addr & 3) == 0) {
513 s->mm_regs[addr >> 2] = value;
514 break;
515 }
516
517 default:
518 printf("%s: Bad register " REG_FMT "\n", __FUNCTION__, addr);
519 break;
520 }
521 }
522
523 static CPUReadMemoryFunc *pxa2xx_mm_readfn[] = {
524 pxa2xx_mm_read,
525 pxa2xx_mm_read,
526 pxa2xx_mm_read,
527 };
528
529 static CPUWriteMemoryFunc *pxa2xx_mm_writefn[] = {
530 pxa2xx_mm_write,
531 pxa2xx_mm_write,
532 pxa2xx_mm_write,
533 };
534
535 static void pxa2xx_mm_save(QEMUFile *f, void *opaque)
536 {
537 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
538 int i;
539
540 for (i = 0; i < 0x1a; i ++)
541 qemu_put_be32s(f, &s->mm_regs[i]);
542 }
543
544 static int pxa2xx_mm_load(QEMUFile *f, void *opaque, int version_id)
545 {
546 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
547 int i;
548
549 for (i = 0; i < 0x1a; i ++)
550 qemu_get_be32s(f, &s->mm_regs[i]);
551
552 return 0;
553 }
554
555 /* Synchronous Serial Ports */
556 struct pxa2xx_ssp_s {
557 target_phys_addr_t base;
558 qemu_irq irq;
559 int enable;
560
561 uint32_t sscr[2];
562 uint32_t sspsp;
563 uint32_t ssto;
564 uint32_t ssitr;
565 uint32_t sssr;
566 uint8_t sstsa;
567 uint8_t ssrsa;
568 uint8_t ssacd;
569
570 uint32_t rx_fifo[16];
571 int rx_level;
572 int rx_start;
573
574 uint32_t (*readfn)(void *opaque);
575 void (*writefn)(void *opaque, uint32_t value);
576 void *opaque;
577 };
578
579 #define SSCR0 0x00 /* SSP Control register 0 */
580 #define SSCR1 0x04 /* SSP Control register 1 */
581 #define SSSR 0x08 /* SSP Status register */
582 #define SSITR 0x0c /* SSP Interrupt Test register */
583 #define SSDR 0x10 /* SSP Data register */
584 #define SSTO 0x28 /* SSP Time-Out register */
585 #define SSPSP 0x2c /* SSP Programmable Serial Protocol register */
586 #define SSTSA 0x30 /* SSP TX Time Slot Active register */
587 #define SSRSA 0x34 /* SSP RX Time Slot Active register */
588 #define SSTSS 0x38 /* SSP Time Slot Status register */
589 #define SSACD 0x3c /* SSP Audio Clock Divider register */
590
591 /* Bitfields for above registers */
592 #define SSCR0_SPI(x) (((x) & 0x30) == 0x00)
593 #define SSCR0_SSP(x) (((x) & 0x30) == 0x10)
594 #define SSCR0_UWIRE(x) (((x) & 0x30) == 0x20)
595 #define SSCR0_PSP(x) (((x) & 0x30) == 0x30)
596 #define SSCR0_SSE (1 << 7)
597 #define SSCR0_RIM (1 << 22)
598 #define SSCR0_TIM (1 << 23)
599 #define SSCR0_MOD (1 << 31)
600 #define SSCR0_DSS(x) (((((x) >> 16) & 0x10) | ((x) & 0xf)) + 1)
601 #define SSCR1_RIE (1 << 0)
602 #define SSCR1_TIE (1 << 1)
603 #define SSCR1_LBM (1 << 2)
604 #define SSCR1_MWDS (1 << 5)
605 #define SSCR1_TFT(x) ((((x) >> 6) & 0xf) + 1)
606 #define SSCR1_RFT(x) ((((x) >> 10) & 0xf) + 1)
607 #define SSCR1_EFWR (1 << 14)
608 #define SSCR1_PINTE (1 << 18)
609 #define SSCR1_TINTE (1 << 19)
610 #define SSCR1_RSRE (1 << 20)
611 #define SSCR1_TSRE (1 << 21)
612 #define SSCR1_EBCEI (1 << 29)
613 #define SSITR_INT (7 << 5)
614 #define SSSR_TNF (1 << 2)
615 #define SSSR_RNE (1 << 3)
616 #define SSSR_TFS (1 << 5)
617 #define SSSR_RFS (1 << 6)
618 #define SSSR_ROR (1 << 7)
619 #define SSSR_PINT (1 << 18)
620 #define SSSR_TINT (1 << 19)
621 #define SSSR_EOC (1 << 20)
622 #define SSSR_TUR (1 << 21)
623 #define SSSR_BCE (1 << 23)
624 #define SSSR_RW 0x00bc0080
625
626 static void pxa2xx_ssp_int_update(struct pxa2xx_ssp_s *s)
627 {
628 int level = 0;
629
630 level |= s->ssitr & SSITR_INT;
631 level |= (s->sssr & SSSR_BCE) && (s->sscr[1] & SSCR1_EBCEI);
632 level |= (s->sssr & SSSR_TUR) && !(s->sscr[0] & SSCR0_TIM);
633 level |= (s->sssr & SSSR_EOC) && (s->sssr & (SSSR_TINT | SSSR_PINT));
634 level |= (s->sssr & SSSR_TINT) && (s->sscr[1] & SSCR1_TINTE);
635 level |= (s->sssr & SSSR_PINT) && (s->sscr[1] & SSCR1_PINTE);
636 level |= (s->sssr & SSSR_ROR) && !(s->sscr[0] & SSCR0_RIM);
637 level |= (s->sssr & SSSR_RFS) && (s->sscr[1] & SSCR1_RIE);
638 level |= (s->sssr & SSSR_TFS) && (s->sscr[1] & SSCR1_TIE);
639 qemu_set_irq(s->irq, !!level);
640 }
641
642 static void pxa2xx_ssp_fifo_update(struct pxa2xx_ssp_s *s)
643 {
644 s->sssr &= ~(0xf << 12); /* Clear RFL */
645 s->sssr &= ~(0xf << 8); /* Clear TFL */
646 s->sssr &= ~SSSR_TNF;
647 if (s->enable) {
648 s->sssr |= ((s->rx_level - 1) & 0xf) << 12;
649 if (s->rx_level >= SSCR1_RFT(s->sscr[1]))
650 s->sssr |= SSSR_RFS;
651 else
652 s->sssr &= ~SSSR_RFS;
653 if (0 <= SSCR1_TFT(s->sscr[1]))
654 s->sssr |= SSSR_TFS;
655 else
656 s->sssr &= ~SSSR_TFS;
657 if (s->rx_level)
658 s->sssr |= SSSR_RNE;
659 else
660 s->sssr &= ~SSSR_RNE;
661 s->sssr |= SSSR_TNF;
662 }
663
664 pxa2xx_ssp_int_update(s);
665 }
666
667 static uint32_t pxa2xx_ssp_read(void *opaque, target_phys_addr_t addr)
668 {
669 struct pxa2xx_ssp_s *s = (struct pxa2xx_ssp_s *) opaque;
670 uint32_t retval;
671 addr -= s->base;
672
673 switch (addr) {
674 case SSCR0:
675 return s->sscr[0];
676 case SSCR1:
677 return s->sscr[1];
678 case SSPSP:
679 return s->sspsp;
680 case SSTO:
681 return s->ssto;
682 case SSITR:
683 return s->ssitr;
684 case SSSR:
685 return s->sssr | s->ssitr;
686 case SSDR:
687 if (!s->enable)
688 return 0xffffffff;
689 if (s->rx_level < 1) {
690 printf("%s: SSP Rx Underrun\n", __FUNCTION__);
691 return 0xffffffff;
692 }
693 s->rx_level --;
694 retval = s->rx_fifo[s->rx_start ++];
695 s->rx_start &= 0xf;
696 pxa2xx_ssp_fifo_update(s);
697 return retval;
698 case SSTSA:
699 return s->sstsa;
700 case SSRSA:
701 return s->ssrsa;
702 case SSTSS:
703 return 0;
704 case SSACD:
705 return s->ssacd;
706 default:
707 printf("%s: Bad register " REG_FMT "\n", __FUNCTION__, addr);
708 break;
709 }
710 return 0;
711 }
712
713 static void pxa2xx_ssp_write(void *opaque, target_phys_addr_t addr,
714 uint32_t value)
715 {
716 struct pxa2xx_ssp_s *s = (struct pxa2xx_ssp_s *) opaque;
717 addr -= s->base;
718
719 switch (addr) {
720 case SSCR0:
721 s->sscr[0] = value & 0xc7ffffff;
722 s->enable = value & SSCR0_SSE;
723 if (value & SSCR0_MOD)
724 printf("%s: Attempt to use network mode\n", __FUNCTION__);
725 if (s->enable && SSCR0_DSS(value) < 4)
726 printf("%s: Wrong data size: %i bits\n", __FUNCTION__,
727 SSCR0_DSS(value));
728 if (!(value & SSCR0_SSE)) {
729 s->sssr = 0;
730 s->ssitr = 0;
731 s->rx_level = 0;
732 }
733 pxa2xx_ssp_fifo_update(s);
734 break;
735
736 case SSCR1:
737 s->sscr[1] = value;
738 if (value & (SSCR1_LBM | SSCR1_EFWR))
739 printf("%s: Attempt to use SSP test mode\n", __FUNCTION__);
740 pxa2xx_ssp_fifo_update(s);
741 break;
742
743 case SSPSP:
744 s->sspsp = value;
745 break;
746
747 case SSTO:
748 s->ssto = value;
749 break;
750
751 case SSITR:
752 s->ssitr = value & SSITR_INT;
753 pxa2xx_ssp_int_update(s);
754 break;
755
756 case SSSR:
757 s->sssr &= ~(value & SSSR_RW);
758 pxa2xx_ssp_int_update(s);
759 break;
760
761 case SSDR:
762 if (SSCR0_UWIRE(s->sscr[0])) {
763 if (s->sscr[1] & SSCR1_MWDS)
764 value &= 0xffff;
765 else
766 value &= 0xff;
767 } else
768 /* Note how 32bits overflow does no harm here */
769 value &= (1 << SSCR0_DSS(s->sscr[0])) - 1;
770
771 /* Data goes from here to the Tx FIFO and is shifted out from
772 * there directly to the slave, no need to buffer it.
773 */
774 if (s->enable) {
775 if (s->writefn)
776 s->writefn(s->opaque, value);
777
778 if (s->rx_level < 0x10) {
779 if (s->readfn)
780 s->rx_fifo[(s->rx_start + s->rx_level ++) & 0xf] =
781 s->readfn(s->opaque);
782 else
783 s->rx_fifo[(s->rx_start + s->rx_level ++) & 0xf] = 0x0;
784 } else
785 s->sssr |= SSSR_ROR;
786 }
787 pxa2xx_ssp_fifo_update(s);
788 break;
789
790 case SSTSA:
791 s->sstsa = value;
792 break;
793
794 case SSRSA:
795 s->ssrsa = value;
796 break;
797
798 case SSACD:
799 s->ssacd = value;
800 break;
801
802 default:
803 printf("%s: Bad register " REG_FMT "\n", __FUNCTION__, addr);
804 break;
805 }
806 }
807
808 void pxa2xx_ssp_attach(struct pxa2xx_ssp_s *port,
809 uint32_t (*readfn)(void *opaque),
810 void (*writefn)(void *opaque, uint32_t value), void *opaque)
811 {
812 if (!port) {
813 printf("%s: no such SSP\n", __FUNCTION__);
814 exit(-1);
815 }
816
817 port->opaque = opaque;
818 port->readfn = readfn;
819 port->writefn = writefn;
820 }
821
822 static CPUReadMemoryFunc *pxa2xx_ssp_readfn[] = {
823 pxa2xx_ssp_read,
824 pxa2xx_ssp_read,
825 pxa2xx_ssp_read,
826 };
827
828 static CPUWriteMemoryFunc *pxa2xx_ssp_writefn[] = {
829 pxa2xx_ssp_write,
830 pxa2xx_ssp_write,
831 pxa2xx_ssp_write,
832 };
833
834 static void pxa2xx_ssp_save(QEMUFile *f, void *opaque)
835 {
836 struct pxa2xx_ssp_s *s = (struct pxa2xx_ssp_s *) opaque;
837 int i;
838
839 qemu_put_be32(f, s->enable);
840
841 qemu_put_be32s(f, &s->sscr[0]);
842 qemu_put_be32s(f, &s->sscr[1]);
843 qemu_put_be32s(f, &s->sspsp);
844 qemu_put_be32s(f, &s->ssto);
845 qemu_put_be32s(f, &s->ssitr);
846 qemu_put_be32s(f, &s->sssr);
847 qemu_put_8s(f, &s->sstsa);
848 qemu_put_8s(f, &s->ssrsa);
849 qemu_put_8s(f, &s->ssacd);
850
851 qemu_put_byte(f, s->rx_level);
852 for (i = 0; i < s->rx_level; i ++)
853 qemu_put_byte(f, s->rx_fifo[(s->rx_start + i) & 0xf]);
854 }
855
856 static int pxa2xx_ssp_load(QEMUFile *f, void *opaque, int version_id)
857 {
858 struct pxa2xx_ssp_s *s = (struct pxa2xx_ssp_s *) opaque;
859 int i;
860
861 s->enable = qemu_get_be32(f);
862
863 qemu_get_be32s(f, &s->sscr[0]);
864 qemu_get_be32s(f, &s->sscr[1]);
865 qemu_get_be32s(f, &s->sspsp);
866 qemu_get_be32s(f, &s->ssto);
867 qemu_get_be32s(f, &s->ssitr);
868 qemu_get_be32s(f, &s->sssr);
869 qemu_get_8s(f, &s->sstsa);
870 qemu_get_8s(f, &s->ssrsa);
871 qemu_get_8s(f, &s->ssacd);
872
873 s->rx_level = qemu_get_byte(f);
874 s->rx_start = 0;
875 for (i = 0; i < s->rx_level; i ++)
876 s->rx_fifo[i] = qemu_get_byte(f);
877
878 return 0;
879 }
880
881 /* Real-Time Clock */
882 #define RCNR 0x00 /* RTC Counter register */
883 #define RTAR 0x04 /* RTC Alarm register */
884 #define RTSR 0x08 /* RTC Status register */
885 #define RTTR 0x0c /* RTC Timer Trim register */
886 #define RDCR 0x10 /* RTC Day Counter register */
887 #define RYCR 0x14 /* RTC Year Counter register */
888 #define RDAR1 0x18 /* RTC Wristwatch Day Alarm register 1 */
889 #define RYAR1 0x1c /* RTC Wristwatch Year Alarm register 1 */
890 #define RDAR2 0x20 /* RTC Wristwatch Day Alarm register 2 */
891 #define RYAR2 0x24 /* RTC Wristwatch Year Alarm register 2 */
892 #define SWCR 0x28 /* RTC Stopwatch Counter register */
893 #define SWAR1 0x2c /* RTC Stopwatch Alarm register 1 */
894 #define SWAR2 0x30 /* RTC Stopwatch Alarm register 2 */
895 #define RTCPICR 0x34 /* RTC Periodic Interrupt Counter register */
896 #define PIAR 0x38 /* RTC Periodic Interrupt Alarm register */
897
898 static inline void pxa2xx_rtc_int_update(struct pxa2xx_state_s *s)
899 {
900 qemu_set_irq(s->pic[PXA2XX_PIC_RTCALARM], !!(s->rtsr & 0x2553));
901 }
902
903 static void pxa2xx_rtc_hzupdate(struct pxa2xx_state_s *s)
904 {
905 int64_t rt = qemu_get_clock(rt_clock);
906 s->last_rcnr += ((rt - s->last_hz) << 15) /
907 (1000 * ((s->rttr & 0xffff) + 1));
908 s->last_rdcr += ((rt - s->last_hz) << 15) /
909 (1000 * ((s->rttr & 0xffff) + 1));
910 s->last_hz = rt;
911 }
912
913 static void pxa2xx_rtc_swupdate(struct pxa2xx_state_s *s)
914 {
915 int64_t rt = qemu_get_clock(rt_clock);
916 if (s->rtsr & (1 << 12))
917 s->last_swcr += (rt - s->last_sw) / 10;
918 s->last_sw = rt;
919 }
920
921 static void pxa2xx_rtc_piupdate(struct pxa2xx_state_s *s)
922 {
923 int64_t rt = qemu_get_clock(rt_clock);
924 if (s->rtsr & (1 << 15))
925 s->last_swcr += rt - s->last_pi;
926 s->last_pi = rt;
927 }
928
929 static inline void pxa2xx_rtc_alarm_update(struct pxa2xx_state_s *s,
930 uint32_t rtsr)
931 {
932 if ((rtsr & (1 << 2)) && !(rtsr & (1 << 0)))
933 qemu_mod_timer(s->rtc_hz, s->last_hz +
934 (((s->rtar - s->last_rcnr) * 1000 *
935 ((s->rttr & 0xffff) + 1)) >> 15));
936 else
937 qemu_del_timer(s->rtc_hz);
938
939 if ((rtsr & (1 << 5)) && !(rtsr & (1 << 4)))
940 qemu_mod_timer(s->rtc_rdal1, s->last_hz +
941 (((s->rdar1 - s->last_rdcr) * 1000 *
942 ((s->rttr & 0xffff) + 1)) >> 15)); /* TODO: fixup */
943 else
944 qemu_del_timer(s->rtc_rdal1);
945
946 if ((rtsr & (1 << 7)) && !(rtsr & (1 << 6)))
947 qemu_mod_timer(s->rtc_rdal2, s->last_hz +
948 (((s->rdar2 - s->last_rdcr) * 1000 *
949 ((s->rttr & 0xffff) + 1)) >> 15)); /* TODO: fixup */
950 else
951 qemu_del_timer(s->rtc_rdal2);
952
953 if ((rtsr & 0x1200) == 0x1200 && !(rtsr & (1 << 8)))
954 qemu_mod_timer(s->rtc_swal1, s->last_sw +
955 (s->swar1 - s->last_swcr) * 10); /* TODO: fixup */
956 else
957 qemu_del_timer(s->rtc_swal1);
958
959 if ((rtsr & 0x1800) == 0x1800 && !(rtsr & (1 << 10)))
960 qemu_mod_timer(s->rtc_swal2, s->last_sw +
961 (s->swar2 - s->last_swcr) * 10); /* TODO: fixup */
962 else
963 qemu_del_timer(s->rtc_swal2);
964
965 if ((rtsr & 0xc000) == 0xc000 && !(rtsr & (1 << 13)))
966 qemu_mod_timer(s->rtc_pi, s->last_pi +
967 (s->piar & 0xffff) - s->last_rtcpicr);
968 else
969 qemu_del_timer(s->rtc_pi);
970 }
971
972 static inline void pxa2xx_rtc_hz_tick(void *opaque)
973 {
974 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
975 s->rtsr |= (1 << 0);
976 pxa2xx_rtc_alarm_update(s, s->rtsr);
977 pxa2xx_rtc_int_update(s);
978 }
979
980 static inline void pxa2xx_rtc_rdal1_tick(void *opaque)
981 {
982 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
983 s->rtsr |= (1 << 4);
984 pxa2xx_rtc_alarm_update(s, s->rtsr);
985 pxa2xx_rtc_int_update(s);
986 }
987
988 static inline void pxa2xx_rtc_rdal2_tick(void *opaque)
989 {
990 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
991 s->rtsr |= (1 << 6);
992 pxa2xx_rtc_alarm_update(s, s->rtsr);
993 pxa2xx_rtc_int_update(s);
994 }
995
996 static inline void pxa2xx_rtc_swal1_tick(void *opaque)
997 {
998 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
999 s->rtsr |= (1 << 8);
1000 pxa2xx_rtc_alarm_update(s, s->rtsr);
1001 pxa2xx_rtc_int_update(s);
1002 }
1003
1004 static inline void pxa2xx_rtc_swal2_tick(void *opaque)
1005 {
1006 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
1007 s->rtsr |= (1 << 10);
1008 pxa2xx_rtc_alarm_update(s, s->rtsr);
1009 pxa2xx_rtc_int_update(s);
1010 }
1011
1012 static inline void pxa2xx_rtc_pi_tick(void *opaque)
1013 {
1014 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
1015 s->rtsr |= (1 << 13);
1016 pxa2xx_rtc_piupdate(s);
1017 s->last_rtcpicr = 0;
1018 pxa2xx_rtc_alarm_update(s, s->rtsr);
1019 pxa2xx_rtc_int_update(s);
1020 }
1021
1022 static uint32_t pxa2xx_rtc_read(void *opaque, target_phys_addr_t addr)
1023 {
1024 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
1025 addr -= s->rtc_base;
1026
1027 switch (addr) {
1028 case RTTR:
1029 return s->rttr;
1030 case RTSR:
1031 return s->rtsr;
1032 case RTAR:
1033 return s->rtar;
1034 case RDAR1:
1035 return s->rdar1;
1036 case RDAR2:
1037 return s->rdar2;
1038 case RYAR1:
1039 return s->ryar1;
1040 case RYAR2:
1041 return s->ryar2;
1042 case SWAR1:
1043 return s->swar1;
1044 case SWAR2:
1045 return s->swar2;
1046 case PIAR:
1047 return s->piar;
1048 case RCNR:
1049 return s->last_rcnr + ((qemu_get_clock(rt_clock) - s->last_hz) << 15) /
1050 (1000 * ((s->rttr & 0xffff) + 1));
1051 case RDCR:
1052 return s->last_rdcr + ((qemu_get_clock(rt_clock) - s->last_hz) << 15) /
1053 (1000 * ((s->rttr & 0xffff) + 1));
1054 case RYCR:
1055 return s->last_rycr;
1056 case SWCR:
1057 if (s->rtsr & (1 << 12))
1058 return s->last_swcr + (qemu_get_clock(rt_clock) - s->last_sw) / 10;
1059 else
1060 return s->last_swcr;
1061 default:
1062 printf("%s: Bad register " REG_FMT "\n", __FUNCTION__, addr);
1063 break;
1064 }
1065 return 0;
1066 }
1067
1068 static void pxa2xx_rtc_write(void *opaque, target_phys_addr_t addr,
1069 uint32_t value)
1070 {
1071 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
1072 addr -= s->rtc_base;
1073
1074 switch (addr) {
1075 case RTTR:
1076 if (!(s->rttr & (1 << 31))) {
1077 pxa2xx_rtc_hzupdate(s);
1078 s->rttr = value;
1079 pxa2xx_rtc_alarm_update(s, s->rtsr);
1080 }
1081 break;
1082
1083 case RTSR:
1084 if ((s->rtsr ^ value) & (1 << 15))
1085 pxa2xx_rtc_piupdate(s);
1086
1087 if ((s->rtsr ^ value) & (1 << 12))
1088 pxa2xx_rtc_swupdate(s);
1089
1090 if (((s->rtsr ^ value) & 0x4aac) | (value & ~0xdaac))
1091 pxa2xx_rtc_alarm_update(s, value);
1092
1093 s->rtsr = (value & 0xdaac) | (s->rtsr & ~(value & ~0xdaac));
1094 pxa2xx_rtc_int_update(s);
1095 break;
1096
1097 case RTAR:
1098 s->rtar = value;
1099 pxa2xx_rtc_alarm_update(s, s->rtsr);
1100 break;
1101
1102 case RDAR1:
1103 s->rdar1 = value;
1104 pxa2xx_rtc_alarm_update(s, s->rtsr);
1105 break;
1106
1107 case RDAR2:
1108 s->rdar2 = value;
1109 pxa2xx_rtc_alarm_update(s, s->rtsr);
1110 break;
1111
1112 case RYAR1:
1113 s->ryar1 = value;
1114 pxa2xx_rtc_alarm_update(s, s->rtsr);
1115 break;
1116
1117 case RYAR2:
1118 s->ryar2 = value;
1119 pxa2xx_rtc_alarm_update(s, s->rtsr);
1120 break;
1121
1122 case SWAR1:
1123 pxa2xx_rtc_swupdate(s);
1124 s->swar1 = value;
1125 s->last_swcr = 0;
1126 pxa2xx_rtc_alarm_update(s, s->rtsr);
1127 break;
1128
1129 case SWAR2:
1130 s->swar2 = value;
1131 pxa2xx_rtc_alarm_update(s, s->rtsr);
1132 break;
1133
1134 case PIAR:
1135 s->piar = value;
1136 pxa2xx_rtc_alarm_update(s, s->rtsr);
1137 break;
1138
1139 case RCNR:
1140 pxa2xx_rtc_hzupdate(s);
1141 s->last_rcnr = value;
1142 pxa2xx_rtc_alarm_update(s, s->rtsr);
1143 break;
1144
1145 case RDCR:
1146 pxa2xx_rtc_hzupdate(s);
1147 s->last_rdcr = value;
1148 pxa2xx_rtc_alarm_update(s, s->rtsr);
1149 break;
1150
1151 case RYCR:
1152 s->last_rycr = value;
1153 break;
1154
1155 case SWCR:
1156 pxa2xx_rtc_swupdate(s);
1157 s->last_swcr = value;
1158 pxa2xx_rtc_alarm_update(s, s->rtsr);
1159 break;
1160
1161 case RTCPICR:
1162 pxa2xx_rtc_piupdate(s);
1163 s->last_rtcpicr = value & 0xffff;
1164 pxa2xx_rtc_alarm_update(s, s->rtsr);
1165 break;
1166
1167 default:
1168 printf("%s: Bad register " REG_FMT "\n", __FUNCTION__, addr);
1169 }
1170 }
1171
1172 static CPUReadMemoryFunc *pxa2xx_rtc_readfn[] = {
1173 pxa2xx_rtc_read,
1174 pxa2xx_rtc_read,
1175 pxa2xx_rtc_read,
1176 };
1177
1178 static CPUWriteMemoryFunc *pxa2xx_rtc_writefn[] = {
1179 pxa2xx_rtc_write,
1180 pxa2xx_rtc_write,
1181 pxa2xx_rtc_write,
1182 };
1183
1184 static void pxa2xx_rtc_init(struct pxa2xx_state_s *s)
1185 {
1186 struct tm *tm;
1187 time_t ti;
1188 int wom;
1189
1190 s->rttr = 0x7fff;
1191 s->rtsr = 0;
1192
1193 time(&ti);
1194 if (rtc_utc)
1195 tm = gmtime(&ti);
1196 else
1197 tm = localtime(&ti);
1198 wom = ((tm->tm_mday - 1) / 7) + 1;
1199
1200 s->last_rcnr = (uint32_t) ti;
1201 s->last_rdcr = (wom << 20) | ((tm->tm_wday + 1) << 17) |
1202 (tm->tm_hour << 12) | (tm->tm_min << 6) | tm->tm_sec;
1203 s->last_rycr = ((tm->tm_year + 1900) << 9) |
1204 ((tm->tm_mon + 1) << 5) | tm->tm_mday;
1205 s->last_swcr = (tm->tm_hour << 19) |
1206 (tm->tm_min << 13) | (tm->tm_sec << 7);
1207 s->last_rtcpicr = 0;
1208 s->last_hz = s->last_sw = s->last_pi = qemu_get_clock(rt_clock);
1209
1210 s->rtc_hz = qemu_new_timer(rt_clock, pxa2xx_rtc_hz_tick, s);
1211 s->rtc_rdal1 = qemu_new_timer(rt_clock, pxa2xx_rtc_rdal1_tick, s);
1212 s->rtc_rdal2 = qemu_new_timer(rt_clock, pxa2xx_rtc_rdal2_tick, s);
1213 s->rtc_swal1 = qemu_new_timer(rt_clock, pxa2xx_rtc_swal1_tick, s);
1214 s->rtc_swal2 = qemu_new_timer(rt_clock, pxa2xx_rtc_swal2_tick, s);
1215 s->rtc_pi = qemu_new_timer(rt_clock, pxa2xx_rtc_pi_tick, s);
1216 }
1217
1218 static void pxa2xx_rtc_save(QEMUFile *f, void *opaque)
1219 {
1220 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
1221
1222 pxa2xx_rtc_hzupdate(s);
1223 pxa2xx_rtc_piupdate(s);
1224 pxa2xx_rtc_swupdate(s);
1225
1226 qemu_put_be32s(f, &s->rttr);
1227 qemu_put_be32s(f, &s->rtsr);
1228 qemu_put_be32s(f, &s->rtar);
1229 qemu_put_be32s(f, &s->rdar1);
1230 qemu_put_be32s(f, &s->rdar2);
1231 qemu_put_be32s(f, &s->ryar1);
1232 qemu_put_be32s(f, &s->ryar2);
1233 qemu_put_be32s(f, &s->swar1);
1234 qemu_put_be32s(f, &s->swar2);
1235 qemu_put_be32s(f, &s->piar);
1236 qemu_put_be32s(f, &s->last_rcnr);
1237 qemu_put_be32s(f, &s->last_rdcr);
1238 qemu_put_be32s(f, &s->last_rycr);
1239 qemu_put_be32s(f, &s->last_swcr);
1240 qemu_put_be32s(f, &s->last_rtcpicr);
1241 qemu_put_be64s(f, &s->last_hz);
1242 qemu_put_be64s(f, &s->last_sw);
1243 qemu_put_be64s(f, &s->last_pi);
1244 }
1245
1246 static int pxa2xx_rtc_load(QEMUFile *f, void *opaque, int version_id)
1247 {
1248 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
1249
1250 qemu_get_be32s(f, &s->rttr);
1251 qemu_get_be32s(f, &s->rtsr);
1252 qemu_get_be32s(f, &s->rtar);
1253 qemu_get_be32s(f, &s->rdar1);
1254 qemu_get_be32s(f, &s->rdar2);
1255 qemu_get_be32s(f, &s->ryar1);
1256 qemu_get_be32s(f, &s->ryar2);
1257 qemu_get_be32s(f, &s->swar1);
1258 qemu_get_be32s(f, &s->swar2);
1259 qemu_get_be32s(f, &s->piar);
1260 qemu_get_be32s(f, &s->last_rcnr);
1261 qemu_get_be32s(f, &s->last_rdcr);
1262 qemu_get_be32s(f, &s->last_rycr);
1263 qemu_get_be32s(f, &s->last_swcr);
1264 qemu_get_be32s(f, &s->last_rtcpicr);
1265 qemu_get_be64s(f, &s->last_hz);
1266 qemu_get_be64s(f, &s->last_sw);
1267 qemu_get_be64s(f, &s->last_pi);
1268
1269 pxa2xx_rtc_alarm_update(s, s->rtsr);
1270
1271 return 0;
1272 }
1273
1274 /* I2C Interface */
1275 struct pxa2xx_i2c_s {
1276 i2c_slave slave;
1277 i2c_bus *bus;
1278 target_phys_addr_t base;
1279 qemu_irq irq;
1280
1281 uint16_t control;
1282 uint16_t status;
1283 uint8_t ibmr;
1284 uint8_t data;
1285 };
1286
1287 #define IBMR 0x80 /* I2C Bus Monitor register */
1288 #define IDBR 0x88 /* I2C Data Buffer register */
1289 #define ICR 0x90 /* I2C Control register */
1290 #define ISR 0x98 /* I2C Status register */
1291 #define ISAR 0xa0 /* I2C Slave Address register */
1292
1293 static void pxa2xx_i2c_update(struct pxa2xx_i2c_s *s)
1294 {
1295 uint16_t level = 0;
1296 level |= s->status & s->control & (1 << 10); /* BED */
1297 level |= (s->status & (1 << 7)) && (s->control & (1 << 9)); /* IRF */
1298 level |= (s->status & (1 << 6)) && (s->control & (1 << 8)); /* ITE */
1299 level |= s->status & (1 << 9); /* SAD */
1300 qemu_set_irq(s->irq, !!level);
1301 }
1302
1303 /* These are only stubs now. */
1304 static void pxa2xx_i2c_event(i2c_slave *i2c, enum i2c_event event)
1305 {
1306 struct pxa2xx_i2c_s *s = (struct pxa2xx_i2c_s *) i2c;
1307
1308 switch (event) {
1309 case I2C_START_SEND:
1310 s->status |= (1 << 9); /* set SAD */
1311 s->status &= ~(1 << 0); /* clear RWM */
1312 break;
1313 case I2C_START_RECV:
1314 s->status |= (1 << 9); /* set SAD */
1315 s->status |= 1 << 0; /* set RWM */
1316 break;
1317 case I2C_FINISH:
1318 s->status |= (1 << 4); /* set SSD */
1319 break;
1320 case I2C_NACK:
1321 s->status |= 1 << 1; /* set ACKNAK */
1322 break;
1323 }
1324 pxa2xx_i2c_update(s);
1325 }
1326
1327 static int pxa2xx_i2c_rx(i2c_slave *i2c)
1328 {
1329 struct pxa2xx_i2c_s *s = (struct pxa2xx_i2c_s *) i2c;
1330 if ((s->control & (1 << 14)) || !(s->control & (1 << 6)))
1331 return 0;
1332
1333 if (s->status & (1 << 0)) { /* RWM */
1334 s->status |= 1 << 6; /* set ITE */
1335 }
1336 pxa2xx_i2c_update(s);
1337
1338 return s->data;
1339 }
1340
1341 static int pxa2xx_i2c_tx(i2c_slave *i2c, uint8_t data)
1342 {
1343 struct pxa2xx_i2c_s *s = (struct pxa2xx_i2c_s *) i2c;
1344 if ((s->control & (1 << 14)) || !(s->control & (1 << 6)))
1345 return 1;
1346
1347 if (!(s->status & (1 << 0))) { /* RWM */
1348 s->status |= 1 << 7; /* set IRF */
1349 s->data = data;
1350 }
1351 pxa2xx_i2c_update(s);
1352
1353 return 1;
1354 }
1355
1356 static uint32_t pxa2xx_i2c_read(void *opaque, target_phys_addr_t addr)
1357 {
1358 struct pxa2xx_i2c_s *s = (struct pxa2xx_i2c_s *) opaque;
1359 addr -= s->base;
1360
1361 switch (addr) {
1362 case ICR:
1363 return s->control;
1364 case ISR:
1365 return s->status | (i2c_bus_busy(s->bus) << 2);
1366 case ISAR:
1367 return s->slave.address;
1368 case IDBR:
1369 return s->data;
1370 case IBMR:
1371 if (s->status & (1 << 2))
1372 s->ibmr ^= 3; /* Fake SCL and SDA pin changes */
1373 else
1374 s->ibmr = 0;
1375 return s->ibmr;
1376 default:
1377 printf("%s: Bad register " REG_FMT "\n", __FUNCTION__, addr);
1378 break;
1379 }
1380 return 0;
1381 }
1382
1383 static void pxa2xx_i2c_write(void *opaque, target_phys_addr_t addr,
1384 uint32_t value)
1385 {
1386 struct pxa2xx_i2c_s *s = (struct pxa2xx_i2c_s *) opaque;
1387 int ack;
1388 addr -= s->base;
1389
1390 switch (addr) {
1391 case ICR:
1392 s->control = value & 0xfff7;
1393 if ((value & (1 << 3)) && (value & (1 << 6))) { /* TB and IUE */
1394 /* TODO: slave mode */
1395 if (value & (1 << 0)) { /* START condition */
1396 if (s->data & 1)
1397 s->status |= 1 << 0; /* set RWM */
1398 else
1399 s->status &= ~(1 << 0); /* clear RWM */
1400 ack = !i2c_start_transfer(s->bus, s->data >> 1, s->data & 1);
1401 } else {
1402 if (s->status & (1 << 0)) { /* RWM */
1403 s->data = i2c_recv(s->bus);
1404 if (value & (1 << 2)) /* ACKNAK */
1405 i2c_nack(s->bus);
1406 ack = 1;
1407 } else
1408 ack = !i2c_send(s->bus, s->data);
1409 }
1410
1411 if (value & (1 << 1)) /* STOP condition */
1412 i2c_end_transfer(s->bus);
1413
1414 if (ack) {
1415 if (value & (1 << 0)) /* START condition */
1416 s->status |= 1 << 6; /* set ITE */
1417 else
1418 if (s->status & (1 << 0)) /* RWM */
1419 s->status |= 1 << 7; /* set IRF */
1420 else
1421 s->status |= 1 << 6; /* set ITE */
1422 s->status &= ~(1 << 1); /* clear ACKNAK */
1423 } else {
1424 s->status |= 1 << 6; /* set ITE */
1425 s->status |= 1 << 10; /* set BED */
1426 s->status |= 1 << 1; /* set ACKNAK */
1427 }
1428 }
1429 if (!(value & (1 << 3)) && (value & (1 << 6))) /* !TB and IUE */
1430 if (value & (1 << 4)) /* MA */
1431 i2c_end_transfer(s->bus);
1432 pxa2xx_i2c_update(s);
1433 break;
1434
1435 case ISR:
1436 s->status &= ~(value & 0x07f0);
1437 pxa2xx_i2c_update(s);
1438 break;
1439
1440 case ISAR:
1441 i2c_set_slave_address(&s->slave, value & 0x7f);
1442 break;
1443
1444 case IDBR:
1445 s->data = value & 0xff;
1446 break;
1447
1448 default:
1449 printf("%s: Bad register " REG_FMT "\n", __FUNCTION__, addr);
1450 }
1451 }
1452
1453 static CPUReadMemoryFunc *pxa2xx_i2c_readfn[] = {
1454 pxa2xx_i2c_read,
1455 pxa2xx_i2c_read,
1456 pxa2xx_i2c_read,
1457 };
1458
1459 static CPUWriteMemoryFunc *pxa2xx_i2c_writefn[] = {
1460 pxa2xx_i2c_write,
1461 pxa2xx_i2c_write,
1462 pxa2xx_i2c_write,
1463 };
1464
1465 static void pxa2xx_i2c_save(QEMUFile *f, void *opaque)
1466 {
1467 struct pxa2xx_i2c_s *s = (struct pxa2xx_i2c_s *) opaque;
1468
1469 qemu_put_be16s(f, &s->control);
1470 qemu_put_be16s(f, &s->status);
1471 qemu_put_8s(f, &s->ibmr);
1472 qemu_put_8s(f, &s->data);
1473
1474 i2c_bus_save(f, s->bus);
1475 i2c_slave_save(f, &s->slave);
1476 }
1477
1478 static int pxa2xx_i2c_load(QEMUFile *f, void *opaque, int version_id)
1479 {
1480 struct pxa2xx_i2c_s *s = (struct pxa2xx_i2c_s *) opaque;
1481
1482 qemu_get_be16s(f, &s->control);
1483 qemu_get_be16s(f, &s->status);
1484 qemu_get_8s(f, &s->ibmr);
1485 qemu_get_8s(f, &s->data);
1486
1487 i2c_bus_load(f, s->bus);
1488 i2c_slave_load(f, &s->slave);
1489 return 0;
1490 }
1491
1492 struct pxa2xx_i2c_s *pxa2xx_i2c_init(target_phys_addr_t base,
1493 qemu_irq irq, uint32_t page_size)
1494 {
1495 int iomemtype;
1496 struct pxa2xx_i2c_s *s = (struct pxa2xx_i2c_s *)
1497 i2c_slave_init(i2c_init_bus(), 0, sizeof(struct pxa2xx_i2c_s));
1498
1499 s->base = base;
1500 s->irq = irq;
1501 s->slave.event = pxa2xx_i2c_event;
1502 s->slave.recv = pxa2xx_i2c_rx;
1503 s->slave.send = pxa2xx_i2c_tx;
1504 s->bus = i2c_init_bus();
1505
1506 iomemtype = cpu_register_io_memory(0, pxa2xx_i2c_readfn,
1507 pxa2xx_i2c_writefn, s);
1508 cpu_register_physical_memory(s->base & ~page_size, page_size, iomemtype);
1509
1510 register_savevm("pxa2xx_i2c", base, 0,
1511 pxa2xx_i2c_save, pxa2xx_i2c_load, s);
1512
1513 return s;
1514 }
1515
1516 i2c_bus *pxa2xx_i2c_bus(struct pxa2xx_i2c_s *s)
1517 {
1518 return s->bus;
1519 }
1520
1521 /* PXA Inter-IC Sound Controller */
1522 static void pxa2xx_i2s_reset(struct pxa2xx_i2s_s *i2s)
1523 {
1524 i2s->rx_len = 0;
1525 i2s->tx_len = 0;
1526 i2s->fifo_len = 0;
1527 i2s->clk = 0x1a;
1528 i2s->control[0] = 0x00;
1529 i2s->control[1] = 0x00;
1530 i2s->status = 0x00;
1531 i2s->mask = 0x00;
1532 }
1533
1534 #define SACR_TFTH(val) ((val >> 8) & 0xf)
1535 #define SACR_RFTH(val) ((val >> 12) & 0xf)
1536 #define SACR_DREC(val) (val & (1 << 3))
1537 #define SACR_DPRL(val) (val & (1 << 4))
1538
1539 static inline void pxa2xx_i2s_update(struct pxa2xx_i2s_s *i2s)
1540 {
1541 int rfs, tfs;
1542 rfs = SACR_RFTH(i2s->control[0]) < i2s->rx_len &&
1543 !SACR_DREC(i2s->control[1]);
1544 tfs = (i2s->tx_len || i2s->fifo_len < SACR_TFTH(i2s->control[0])) &&
1545 i2s->enable && !SACR_DPRL(i2s->control[1]);
1546
1547 pxa2xx_dma_request(i2s->dma, PXA2XX_RX_RQ_I2S, rfs);
1548 pxa2xx_dma_request(i2s->dma, PXA2XX_TX_RQ_I2S, tfs);
1549
1550 i2s->status &= 0xe0;
1551 if (i2s->fifo_len < 16 || !i2s->enable)
1552 i2s->status |= 1 << 0; /* TNF */
1553 if (i2s->rx_len)
1554 i2s->status |= 1 << 1; /* RNE */
1555 if (i2s->enable)
1556 i2s->status |= 1 << 2; /* BSY */
1557 if (tfs)
1558 i2s->status |= 1 << 3; /* TFS */
1559 if (rfs)
1560 i2s->status |= 1 << 4; /* RFS */
1561 if (!(i2s->tx_len && i2s->enable))
1562 i2s->status |= i2s->fifo_len << 8; /* TFL */
1563 i2s->status |= MAX(i2s->rx_len, 0xf) << 12; /* RFL */
1564
1565 qemu_set_irq(i2s->irq, i2s->status & i2s->mask);
1566 }
1567
1568 #define SACR0 0x00 /* Serial Audio Global Control register */
1569 #define SACR1 0x04 /* Serial Audio I2S/MSB-Justified Control register */
1570 #define SASR0 0x0c /* Serial Audio Interface and FIFO Status register */
1571 #define SAIMR 0x14 /* Serial Audio Interrupt Mask register */
1572 #define SAICR 0x18 /* Serial Audio Interrupt Clear register */
1573 #define SADIV 0x60 /* Serial Audio Clock Divider register */
1574 #define SADR 0x80 /* Serial Audio Data register */
1575
1576 static uint32_t pxa2xx_i2s_read(void *opaque, target_phys_addr_t addr)
1577 {
1578 struct pxa2xx_i2s_s *s = (struct pxa2xx_i2s_s *) opaque;
1579 addr -= s->base;
1580
1581 switch (addr) {
1582 case SACR0:
1583 return s->control[0];
1584 case SACR1:
1585 return s->control[1];
1586 case SASR0:
1587 return s->status;
1588 case SAIMR:
1589 return s->mask;
1590 case SAICR:
1591 return 0;
1592 case SADIV:
1593 return s->clk;
1594 case SADR:
1595 if (s->rx_len > 0) {
1596 s->rx_len --;
1597 pxa2xx_i2s_update(s);
1598 return s->codec_in(s->opaque);
1599 }
1600 return 0;
1601 default:
1602 printf("%s: Bad register " REG_FMT "\n", __FUNCTION__, addr);
1603 break;
1604 }
1605 return 0;
1606 }
1607
1608 static void pxa2xx_i2s_write(void *opaque, target_phys_addr_t addr,
1609 uint32_t value)
1610 {
1611 struct pxa2xx_i2s_s *s = (struct pxa2xx_i2s_s *) opaque;
1612 uint32_t *sample;
1613 addr -= s->base;
1614
1615 switch (addr) {
1616 case SACR0:
1617 if (value & (1 << 3)) /* RST */
1618 pxa2xx_i2s_reset(s);
1619 s->control[0] = value & 0xff3d;
1620 if (!s->enable && (value & 1) && s->tx_len) { /* ENB */
1621 for (sample = s->fifo; s->fifo_len > 0; s->fifo_len --, sample ++)
1622 s->codec_out(s->opaque, *sample);
1623 s->status &= ~(1 << 7); /* I2SOFF */
1624 }
1625 if (value & (1 << 4)) /* EFWR */
1626 printf("%s: Attempt to use special function\n", __FUNCTION__);
1627 s->enable = ((value ^ 4) & 5) == 5; /* ENB && !RST*/
1628 pxa2xx_i2s_update(s);
1629 break;
1630 case SACR1:
1631 s->control[1] = value & 0x0039;
1632 if (value & (1 << 5)) /* ENLBF */
1633 printf("%s: Attempt to use loopback function\n", __FUNCTION__);
1634 if (value & (1 << 4)) /* DPRL */
1635 s->fifo_len = 0;
1636 pxa2xx_i2s_update(s);
1637 break;
1638 case SAIMR:
1639 s->mask = value & 0x0078;
1640 pxa2xx_i2s_update(s);
1641 break;
1642 case SAICR:
1643 s->status &= ~(value & (3 << 5));
1644 pxa2xx_i2s_update(s);
1645 break;
1646 case SADIV:
1647 s->clk = value & 0x007f;
1648 break;
1649 case SADR:
1650 if (s->tx_len && s->enable) {
1651 s->tx_len --;
1652 pxa2xx_i2s_update(s);
1653 s->codec_out(s->opaque, value);
1654 } else if (s->fifo_len < 16) {
1655 s->fifo[s->fifo_len ++] = value;
1656 pxa2xx_i2s_update(s);
1657 }
1658 break;
1659 default:
1660 printf("%s: Bad register " REG_FMT "\n", __FUNCTION__, addr);
1661 }
1662 }
1663
1664 static CPUReadMemoryFunc *pxa2xx_i2s_readfn[] = {
1665 pxa2xx_i2s_read,
1666 pxa2xx_i2s_read,
1667 pxa2xx_i2s_read,
1668 };
1669
1670 static CPUWriteMemoryFunc *pxa2xx_i2s_writefn[] = {
1671 pxa2xx_i2s_write,
1672 pxa2xx_i2s_write,
1673 pxa2xx_i2s_write,
1674 };
1675
1676 static void pxa2xx_i2s_save(QEMUFile *f, void *opaque)
1677 {
1678 struct pxa2xx_i2s_s *s = (struct pxa2xx_i2s_s *) opaque;
1679
1680 qemu_put_be32s(f, &s->control[0]);
1681 qemu_put_be32s(f, &s->control[1]);
1682 qemu_put_be32s(f, &s->status);
1683 qemu_put_be32s(f, &s->mask);
1684 qemu_put_be32s(f, &s->clk);
1685
1686 qemu_put_be32(f, s->enable);
1687 qemu_put_be32(f, s->rx_len);
1688 qemu_put_be32(f, s->tx_len);
1689 qemu_put_be32(f, s->fifo_len);
1690 }
1691
1692 static int pxa2xx_i2s_load(QEMUFile *f, void *opaque, int version_id)
1693 {
1694 struct pxa2xx_i2s_s *s = (struct pxa2xx_i2s_s *) opaque;
1695
1696 qemu_get_be32s(f, &s->control[0]);
1697 qemu_get_be32s(f, &s->control[1]);
1698 qemu_get_be32s(f, &s->status);
1699 qemu_get_be32s(f, &s->mask);
1700 qemu_get_be32s(f, &s->clk);
1701
1702 s->enable = qemu_get_be32(f);
1703 s->rx_len = qemu_get_be32(f);
1704 s->tx_len = qemu_get_be32(f);
1705 s->fifo_len = qemu_get_be32(f);
1706
1707 return 0;
1708 }
1709
1710 static void pxa2xx_i2s_data_req(void *opaque, int tx, int rx)
1711 {
1712 struct pxa2xx_i2s_s *s = (struct pxa2xx_i2s_s *) opaque;
1713 uint32_t *sample;
1714
1715 /* Signal FIFO errors */
1716 if (s->enable && s->tx_len)
1717 s->status |= 1 << 5; /* TUR */
1718 if (s->enable && s->rx_len)
1719 s->status |= 1 << 6; /* ROR */
1720
1721 /* Should be tx - MIN(tx, s->fifo_len) but we don't really need to
1722 * handle the cases where it makes a difference. */
1723 s->tx_len = tx - s->fifo_len;
1724 s->rx_len = rx;
1725 /* Note that is s->codec_out wasn't set, we wouldn't get called. */
1726 if (s->enable)
1727 for (sample = s->fifo; s->fifo_len; s->fifo_len --, sample ++)
1728 s->codec_out(s->opaque, *sample);
1729 pxa2xx_i2s_update(s);
1730 }
1731
1732 static struct pxa2xx_i2s_s *pxa2xx_i2s_init(target_phys_addr_t base,
1733 qemu_irq irq, struct pxa2xx_dma_state_s *dma)
1734 {
1735 int iomemtype;
1736 struct pxa2xx_i2s_s *s = (struct pxa2xx_i2s_s *)
1737 qemu_mallocz(sizeof(struct pxa2xx_i2s_s));
1738
1739 s->base = base;
1740 s->irq = irq;
1741 s->dma = dma;
1742 s->data_req = pxa2xx_i2s_data_req;
1743
1744 pxa2xx_i2s_reset(s);
1745
1746 iomemtype = cpu_register_io_memory(0, pxa2xx_i2s_readfn,
1747 pxa2xx_i2s_writefn, s);
1748 cpu_register_physical_memory(s->base & 0xfff00000, 0x100000, iomemtype);
1749
1750 register_savevm("pxa2xx_i2s", base, 0,
1751 pxa2xx_i2s_save, pxa2xx_i2s_load, s);
1752
1753 return s;
1754 }
1755
1756 /* PXA Fast Infra-red Communications Port */
1757 struct pxa2xx_fir_s {
1758 target_phys_addr_t base;
1759 qemu_irq irq;
1760 struct pxa2xx_dma_state_s *dma;
1761 int enable;
1762 CharDriverState *chr;
1763
1764 uint8_t control[3];
1765 uint8_t status[2];
1766
1767 int rx_len;
1768 int rx_start;
1769 uint8_t rx_fifo[64];
1770 };
1771
1772 static void pxa2xx_fir_reset(struct pxa2xx_fir_s *s)
1773 {
1774 s->control[0] = 0x00;
1775 s->control[1] = 0x00;
1776 s->control[2] = 0x00;
1777 s->status[0] = 0x00;
1778 s->status[1] = 0x00;
1779 s->enable = 0;
1780 }
1781
1782 static inline void pxa2xx_fir_update(struct pxa2xx_fir_s *s)
1783 {
1784 static const int tresh[4] = { 8, 16, 32, 0 };
1785 int intr = 0;
1786 if ((s->control[0] & (1 << 4)) && /* RXE */
1787 s->rx_len >= tresh[s->control[2] & 3]) /* TRIG */
1788 s->status[0] |= 1 << 4; /* RFS */
1789 else
1790 s->status[0] &= ~(1 << 4); /* RFS */
1791 if (s->control[0] & (1 << 3)) /* TXE */
1792 s->status[0] |= 1 << 3; /* TFS */
1793 else
1794 s->status[0] &= ~(1 << 3); /* TFS */
1795 if (s->rx_len)
1796 s->status[1] |= 1 << 2; /* RNE */
1797 else
1798 s->status[1] &= ~(1 << 2); /* RNE */
1799 if (s->control[0] & (1 << 4)) /* RXE */
1800 s->status[1] |= 1 << 0; /* RSY */
1801 else
1802 s->status[1] &= ~(1 << 0); /* RSY */
1803
1804 intr |= (s->control[0] & (1 << 5)) && /* RIE */
1805 (s->status[0] & (1 << 4)); /* RFS */
1806 intr |= (s->control[0] & (1 << 6)) && /* TIE */
1807 (s->status[0] & (1 << 3)); /* TFS */
1808 intr |= (s->control[2] & (1 << 4)) && /* TRAIL */
1809 (s->status[0] & (1 << 6)); /* EOC */
1810 intr |= (s->control[0] & (1 << 2)) && /* TUS */
1811 (s->status[0] & (1 << 1)); /* TUR */
1812 intr |= s->status[0] & 0x25; /* FRE, RAB, EIF */
1813
1814 pxa2xx_dma_request(s->dma, PXA2XX_RX_RQ_ICP, (s->status[0] >> 4) & 1);
1815 pxa2xx_dma_request(s->dma, PXA2XX_TX_RQ_ICP, (s->status[0] >> 3) & 1);
1816
1817 qemu_set_irq(s->irq, intr && s->enable);
1818 }
1819
1820 #define ICCR0 0x00 /* FICP Control register 0 */
1821 #define ICCR1 0x04 /* FICP Control register 1 */
1822 #define ICCR2 0x08 /* FICP Control register 2 */
1823 #define ICDR 0x0c /* FICP Data register */
1824 #define ICSR0 0x14 /* FICP Status register 0 */
1825 #define ICSR1 0x18 /* FICP Status register 1 */
1826 #define ICFOR 0x1c /* FICP FIFO Occupancy Status register */
1827
1828 static uint32_t pxa2xx_fir_read(void *opaque, target_phys_addr_t addr)
1829 {
1830 struct pxa2xx_fir_s *s = (struct pxa2xx_fir_s *) opaque;
1831 uint8_t ret;
1832 addr -= s->base;
1833
1834 switch (addr) {
1835 case ICCR0:
1836 return s->control[0];
1837 case ICCR1:
1838 return s->control[1];
1839 case ICCR2:
1840 return s->control[2];
1841 case ICDR:
1842 s->status[0] &= ~0x01;
1843 s->status[1] &= ~0x72;
1844 if (s->rx_len) {
1845 s->rx_len --;
1846 ret = s->rx_fifo[s->rx_start ++];
1847 s->rx_start &= 63;
1848 pxa2xx_fir_update(s);
1849 return ret;
1850 }
1851 printf("%s: Rx FIFO underrun.\n", __FUNCTION__);
1852 break;
1853 case ICSR0:
1854 return s->status[0];
1855 case ICSR1:
1856 return s->status[1] | (1 << 3); /* TNF */
1857 case ICFOR:
1858 return s->rx_len;
1859 default:
1860 printf("%s: Bad register " REG_FMT "\n", __FUNCTION__, addr);
1861 break;
1862 }
1863 return 0;
1864 }
1865
1866 static void pxa2xx_fir_write(void *opaque, target_phys_addr_t addr,
1867 uint32_t value)
1868 {
1869 struct pxa2xx_fir_s *s = (struct pxa2xx_fir_s *) opaque;
1870 uint8_t ch;
1871 addr -= s->base;
1872
1873 switch (addr) {
1874 case ICCR0:
1875 s->control[0] = value;
1876 if (!(value & (1 << 4))) /* RXE */
1877 s->rx_len = s->rx_start = 0;
1878 if (!(value & (1 << 3))) /* TXE */
1879 /* Nop */;
1880 s->enable = value & 1; /* ITR */
1881 if (!s->enable)
1882 s->status[0] = 0;
1883 pxa2xx_fir_update(s);
1884 break;
1885 case ICCR1:
1886 s->control[1] = value;
1887 break;
1888 case ICCR2:
1889 s->control[2] = value & 0x3f;
1890 pxa2xx_fir_update(s);
1891 break;
1892 case ICDR:
1893 if (s->control[2] & (1 << 2)) /* TXP */
1894 ch = value;
1895 else
1896 ch = ~value;
1897 if (s->chr && s->enable && (s->control[0] & (1 << 3))) /* TXE */
1898 qemu_chr_write(s->chr, &ch, 1);
1899 break;
1900 case ICSR0:
1901 s->status[0] &= ~(value & 0x66);
1902 pxa2xx_fir_update(s);
1903 break;
1904 case ICFOR:
1905 break;
1906 default:
1907 printf("%s: Bad register " REG_FMT "\n", __FUNCTION__, addr);
1908 }
1909 }
1910
1911 static CPUReadMemoryFunc *pxa2xx_fir_readfn[] = {
1912 pxa2xx_fir_read,
1913 pxa2xx_fir_read,
1914 pxa2xx_fir_read,
1915 };
1916
1917 static CPUWriteMemoryFunc *pxa2xx_fir_writefn[] = {
1918 pxa2xx_fir_write,
1919 pxa2xx_fir_write,
1920 pxa2xx_fir_write,
1921 };
1922
1923 static int pxa2xx_fir_is_empty(void *opaque)
1924 {
1925 struct pxa2xx_fir_s *s = (struct pxa2xx_fir_s *) opaque;
1926 return (s->rx_len < 64);
1927 }
1928
1929 static void pxa2xx_fir_rx(void *opaque, const uint8_t *buf, int size)
1930 {
1931 struct pxa2xx_fir_s *s = (struct pxa2xx_fir_s *) opaque;
1932 if (!(s->control[0] & (1 << 4))) /* RXE */
1933 return;
1934
1935 while (size --) {
1936 s->status[1] |= 1 << 4; /* EOF */
1937 if (s->rx_len >= 64) {
1938 s->status[1] |= 1 << 6; /* ROR */
1939 break;
1940 }
1941
1942 if (s->control[2] & (1 << 3)) /* RXP */
1943 s->rx_fifo[(s->rx_start + s->rx_len ++) & 63] = *(buf ++);
1944 else
1945 s->rx_fifo[(s->rx_start + s->rx_len ++) & 63] = ~*(buf ++);
1946 }
1947
1948 pxa2xx_fir_update(s);
1949 }
1950
1951 static void pxa2xx_fir_event(void *opaque, int event)
1952 {
1953 }
1954
1955 static void pxa2xx_fir_save(QEMUFile *f, void *opaque)
1956 {
1957 struct pxa2xx_fir_s *s = (struct pxa2xx_fir_s *) opaque;
1958 int i;
1959
1960 qemu_put_be32(f, s->enable);
1961
1962 qemu_put_8s(f, &s->control[0]);
1963 qemu_put_8s(f, &s->control[1]);
1964 qemu_put_8s(f, &s->control[2]);
1965 qemu_put_8s(f, &s->status[0]);
1966 qemu_put_8s(f, &s->status[1]);
1967
1968 qemu_put_byte(f, s->rx_len);
1969 for (i = 0; i < s->rx_len; i ++)
1970 qemu_put_byte(f, s->rx_fifo[(s->rx_start + i) & 63]);
1971 }
1972
1973 static int pxa2xx_fir_load(QEMUFile *f, void *opaque, int version_id)
1974 {
1975 struct pxa2xx_fir_s *s = (struct pxa2xx_fir_s *) opaque;
1976 int i;
1977
1978 s->enable = qemu_get_be32(f);
1979
1980 qemu_get_8s(f, &s->control[0]);
1981 qemu_get_8s(f, &s->control[1]);
1982 qemu_get_8s(f, &s->control[2]);
1983 qemu_get_8s(f, &s->status[0]);
1984 qemu_get_8s(f, &s->status[1]);
1985
1986 s->rx_len = qemu_get_byte(f);
1987 s->rx_start = 0;
1988 for (i = 0; i < s->rx_len; i ++)
1989 s->rx_fifo[i] = qemu_get_byte(f);
1990
1991 return 0;
1992 }
1993
1994 static struct pxa2xx_fir_s *pxa2xx_fir_init(target_phys_addr_t base,
1995 qemu_irq irq, struct pxa2xx_dma_state_s *dma,
1996 CharDriverState *chr)
1997 {
1998 int iomemtype;
1999 struct pxa2xx_fir_s *s = (struct pxa2xx_fir_s *)
2000 qemu_mallocz(sizeof(struct pxa2xx_fir_s));
2001
2002 s->base = base;
2003 s->irq = irq;
2004 s->dma = dma;
2005 s->chr = chr;
2006
2007 pxa2xx_fir_reset(s);
2008
2009 iomemtype = cpu_register_io_memory(0, pxa2xx_fir_readfn,
2010 pxa2xx_fir_writefn, s);
2011 cpu_register_physical_memory(s->base, 0x1000, iomemtype);
2012
2013 if (chr)
2014 qemu_chr_add_handlers(chr, pxa2xx_fir_is_empty,
2015 pxa2xx_fir_rx, pxa2xx_fir_event, s);
2016
2017 register_savevm("pxa2xx_fir", 0, 0, pxa2xx_fir_save, pxa2xx_fir_load, s);
2018
2019 return s;
2020 }
2021
2022 static void pxa2xx_reset(void *opaque, int line, int level)
2023 {
2024 struct pxa2xx_state_s *s = (struct pxa2xx_state_s *) opaque;
2025
2026 if (level && (s->pm_regs[PCFR >> 2] & 0x10)) { /* GPR_EN */
2027 cpu_reset(s->env);
2028 /* TODO: reset peripherals */
2029 }
2030 }
2031
2032 /* Initialise a PXA270 integrated chip (ARM based core). */
2033 struct pxa2xx_state_s *pxa270_init(unsigned int sdram_size,
2034 DisplayState *ds, const char *revision)
2035 {
2036 struct pxa2xx_state_s *s;
2037 struct pxa2xx_ssp_s *ssp;
2038 int iomemtype, i;
2039 s = (struct pxa2xx_state_s *) qemu_mallocz(sizeof(struct pxa2xx_state_s));
2040
2041 if (revision && strncmp(revision, "pxa27", 5)) {
2042 fprintf(stderr, "Machine requires a PXA27x processor.\n");
2043 exit(1);
2044 }
2045 if (!revision)
2046 revision = "pxa270";
2047
2048 s->env = cpu_init(revision);
2049 if (!s->env) {
2050 fprintf(stderr, "Unable to find CPU definition\n");
2051 exit(1);
2052 }
2053 register_savevm("cpu", 0, ARM_CPU_SAVE_VERSION, cpu_save, cpu_load,
2054 s->env);
2055
2056 s->reset = qemu_allocate_irqs(pxa2xx_reset, s, 1)[0];
2057
2058 /* SDRAM & Internal Memory Storage */
2059 cpu_register_physical_memory(PXA2XX_SDRAM_BASE,
2060 sdram_size, qemu_ram_alloc(sdram_size) | IO_MEM_RAM);
2061 cpu_register_physical_memory(PXA2XX_INTERNAL_BASE,
2062 0x40000, qemu_ram_alloc(0x40000) | IO_MEM_RAM);
2063
2064 s->pic = pxa2xx_pic_init(0x40d00000, s->env);
2065
2066 s->dma = pxa27x_dma_init(0x40000000, s->pic[PXA2XX_PIC_DMA]);
2067
2068 pxa27x_timer_init(0x40a00000, &s->pic[PXA2XX_PIC_OST_0],
2069 s->pic[PXA27X_PIC_OST_4_11]);
2070
2071 s->gpio = pxa2xx_gpio_init(0x40e00000, s->env, s->pic, 121);
2072
2073 s->mmc = pxa2xx_mmci_init(0x41100000, sd_bdrv, s->pic[PXA2XX_PIC_MMC],
2074 s->dma);
2075
2076 for (i = 0; pxa270_serial[i].io_base; i ++)
2077 if (serial_hds[i])
2078 serial_mm_init(pxa270_serial[i].io_base, 2,
2079 s->pic[pxa270_serial[i].irqn], serial_hds[i], 1);
2080 else
2081 break;
2082 if (serial_hds[i])
2083 s->fir = pxa2xx_fir_init(0x40800000, s->pic[PXA2XX_PIC_ICP],
2084 s->dma, serial_hds[i]);
2085
2086 if (ds)
2087 s->lcd = pxa2xx_lcdc_init(0x44000000, s->pic[PXA2XX_PIC_LCD], ds);
2088
2089 s->cm_base = 0x41300000;
2090 s->cm_regs[CCCR >> 2] = 0x02000210; /* 416.0 MHz */
2091 s->clkcfg = 0x00000009; /* Turbo mode active */
2092 iomemtype = cpu_register_io_memory(0, pxa2xx_cm_readfn,
2093 pxa2xx_cm_writefn, s);
2094 cpu_register_physical_memory(s->cm_base, 0x1000, iomemtype);
2095 register_savevm("pxa2xx_cm", 0, 0, pxa2xx_cm_save, pxa2xx_cm_load, s);
2096
2097 cpu_arm_set_cp_io(s->env, 14, pxa2xx_cp14_read, pxa2xx_cp14_write, s);
2098
2099 s->mm_base = 0x48000000;
2100 s->mm_regs[MDMRS >> 2] = 0x00020002;
2101 s->mm_regs[MDREFR >> 2] = 0x03ca4000;
2102 s->mm_regs[MECR >> 2] = 0x00000001; /* Two PC Card sockets */
2103 iomemtype = cpu_register_io_memory(0, pxa2xx_mm_readfn,
2104 pxa2xx_mm_writefn, s);
2105 cpu_register_physical_memory(s->mm_base, 0x1000, iomemtype);
2106 register_savevm("pxa2xx_mm", 0, 0, pxa2xx_mm_save, pxa2xx_mm_load, s);
2107
2108 s->pm_base = 0x40f00000;
2109 iomemtype = cpu_register_io_memory(0, pxa2xx_pm_readfn,
2110 pxa2xx_pm_writefn, s);
2111 cpu_register_physical_memory(s->pm_base, 0x100, iomemtype);
2112 register_savevm("pxa2xx_pm", 0, 0, pxa2xx_pm_save, pxa2xx_pm_load, s);
2113
2114 for (i = 0; pxa27x_ssp[i].io_base; i ++);
2115 s->ssp = (struct pxa2xx_ssp_s **)
2116 qemu_mallocz(sizeof(struct pxa2xx_ssp_s *) * i);
2117 ssp = (struct pxa2xx_ssp_s *)
2118 qemu_mallocz(sizeof(struct pxa2xx_ssp_s) * i);
2119 for (i = 0; pxa27x_ssp[i].io_base; i ++) {
2120 s->ssp[i] = &ssp[i];
2121 ssp[i].base = pxa27x_ssp[i].io_base;
2122 ssp[i].irq = s->pic[pxa27x_ssp[i].irqn];
2123
2124 iomemtype = cpu_register_io_memory(0, pxa2xx_ssp_readfn,
2125 pxa2xx_ssp_writefn, &ssp[i]);
2126 cpu_register_physical_memory(ssp[i].base, 0x1000, iomemtype);
2127 register_savevm("pxa2xx_ssp", i, 0,
2128 pxa2xx_ssp_save, pxa2xx_ssp_load, s);
2129 }
2130
2131 if (usb_enabled) {
2132 usb_ohci_init_pxa(0x4c000000, 3, -1, s->pic[PXA2XX_PIC_USBH1]);
2133 }
2134
2135 s->pcmcia[0] = pxa2xx_pcmcia_init(0x20000000);
2136 s->pcmcia[1] = pxa2xx_pcmcia_init(0x30000000);
2137
2138 s->rtc_base = 0x40900000;
2139 iomemtype = cpu_register_io_memory(0, pxa2xx_rtc_readfn,
2140 pxa2xx_rtc_writefn, s);
2141 cpu_register_physical_memory(s->rtc_base, 0x1000, iomemtype);
2142 pxa2xx_rtc_init(s);
2143 register_savevm("pxa2xx_rtc", 0, 0, pxa2xx_rtc_save, pxa2xx_rtc_load, s);
2144
2145 s->i2c[0] = pxa2xx_i2c_init(0x40301600, s->pic[PXA2XX_PIC_I2C], 0xffff);
2146 s->i2c[1] = pxa2xx_i2c_init(0x40f00100, s->pic[PXA2XX_PIC_PWRI2C], 0xff);
2147
2148 s->i2s = pxa2xx_i2s_init(0x40400000, s->pic[PXA2XX_PIC_I2S], s->dma);
2149
2150 /* GPIO1 resets the processor */
2151 /* The handler can be overridden by board-specific code */
2152 pxa2xx_gpio_out_set(s->gpio, 1, s->reset);
2153 return s;
2154 }
2155
2156 /* Initialise a PXA255 integrated chip (ARM based core). */
2157 struct pxa2xx_state_s *pxa255_init(unsigned int sdram_size,
2158 DisplayState *ds)
2159 {
2160 struct pxa2xx_state_s *s;
2161 struct pxa2xx_ssp_s *ssp;
2162 int iomemtype, i;
2163
2164 s = (struct pxa2xx_state_s *) qemu_mallocz(sizeof(struct pxa2xx_state_s));
2165
2166 s->env = cpu_init("pxa255");
2167 if (!s->env) {
2168 fprintf(stderr, "Unable to find CPU definition\n");
2169 exit(1);
2170 }
2171 register_savevm("cpu", 0, ARM_CPU_SAVE_VERSION, cpu_save, cpu_load,
2172 s->env);
2173
2174 s->reset = qemu_allocate_irqs(pxa2xx_reset, s, 1)[0];
2175
2176 /* SDRAM & Internal Memory Storage */
2177 cpu_register_physical_memory(PXA2XX_SDRAM_BASE, sdram_size,
2178 qemu_ram_alloc(sdram_size) | IO_MEM_RAM);
2179 cpu_register_physical_memory(PXA2XX_INTERNAL_BASE, PXA2XX_INTERNAL_SIZE,
2180 qemu_ram_alloc(PXA2XX_INTERNAL_SIZE) | IO_MEM_RAM);
2181
2182 s->pic = pxa2xx_pic_init(0x40d00000, s->env);
2183
2184 s->dma = pxa255_dma_init(0x40000000, s->pic[PXA2XX_PIC_DMA]);
2185
2186 pxa25x_timer_init(0x40a00000, &s->pic[PXA2XX_PIC_OST_0]);
2187
2188 s->gpio = pxa2xx_gpio_init(0x40e00000, s->env, s->pic, 85);
2189
2190 s->mmc = pxa2xx_mmci_init(0x41100000, sd_bdrv, s->pic[PXA2XX_PIC_MMC],
2191 s->dma);
2192
2193 for (i = 0; pxa255_serial[i].io_base; i ++)
2194 if (serial_hds[i])
2195 serial_mm_init(pxa255_serial[i].io_base, 2,
2196 s->pic[pxa255_serial[i].irqn], serial_hds[i], 1);
2197 else
2198 break;
2199 if (serial_hds[i])
2200 s->fir = pxa2xx_fir_init(0x40800000, s->pic[PXA2XX_PIC_ICP],
2201 s->dma, serial_hds[i]);
2202
2203 if (ds)
2204 s->lcd = pxa2xx_lcdc_init(0x44000000, s->pic[PXA2XX_PIC_LCD], ds);
2205
2206 s->cm_base = 0x41300000;
2207 s->cm_regs[CCCR >> 2] = 0x02000210; /* 416.0 MHz */
2208 s->clkcfg = 0x00000009; /* Turbo mode active */
2209 iomemtype = cpu_register_io_memory(0, pxa2xx_cm_readfn,
2210 pxa2xx_cm_writefn, s);
2211 cpu_register_physical_memory(s->cm_base, 0x1000, iomemtype);
2212 register_savevm("pxa2xx_cm", 0, 0, pxa2xx_cm_save, pxa2xx_cm_load, s);
2213
2214 cpu_arm_set_cp_io(s->env, 14, pxa2xx_cp14_read, pxa2xx_cp14_write, s);
2215
2216 s->mm_base = 0x48000000;
2217 s->mm_regs[MDMRS >> 2] = 0x00020002;
2218 s->mm_regs[MDREFR >> 2] = 0x03ca4000;
2219 s->mm_regs[MECR >> 2] = 0x00000001; /* Two PC Card sockets */
2220 iomemtype = cpu_register_io_memory(0, pxa2xx_mm_readfn,
2221 pxa2xx_mm_writefn, s);
2222 cpu_register_physical_memory(s->mm_base, 0x1000, iomemtype);
2223 register_savevm("pxa2xx_mm", 0, 0, pxa2xx_mm_save, pxa2xx_mm_load, s);
2224
2225 s->pm_base = 0x40f00000;
2226 iomemtype = cpu_register_io_memory(0, pxa2xx_pm_readfn,
2227 pxa2xx_pm_writefn, s);
2228 cpu_register_physical_memory(s->pm_base, 0x100, iomemtype);
2229 register_savevm("pxa2xx_pm", 0, 0, pxa2xx_pm_save, pxa2xx_pm_load, s);
2230
2231 for (i = 0; pxa255_ssp[i].io_base; i ++);
2232 s->ssp = (struct pxa2xx_ssp_s **)
2233 qemu_mallocz(sizeof(struct pxa2xx_ssp_s *) * i);
2234 ssp = (struct pxa2xx_ssp_s *)
2235 qemu_mallocz(sizeof(struct pxa2xx_ssp_s) * i);
2236 for (i = 0; pxa255_ssp[i].io_base; i ++) {
2237 s->ssp[i] = &ssp[i];
2238 ssp[i].base = pxa255_ssp[i].io_base;
2239 ssp[i].irq = s->pic[pxa255_ssp[i].irqn];
2240
2241 iomemtype = cpu_register_io_memory(0, pxa2xx_ssp_readfn,
2242 pxa2xx_ssp_writefn, &ssp[i]);
2243 cpu_register_physical_memory(ssp[i].base, 0x1000, iomemtype);
2244 register_savevm("pxa2xx_ssp", i, 0,
2245 pxa2xx_ssp_save, pxa2xx_ssp_load, s);
2246 }
2247
2248 if (usb_enabled) {
2249 usb_ohci_init_pxa(0x4c000000, 3, -1, s->pic[PXA2XX_PIC_USBH1]);
2250 }
2251
2252 s->pcmcia[0] = pxa2xx_pcmcia_init(0x20000000);
2253 s->pcmcia[1] = pxa2xx_pcmcia_init(0x30000000);
2254
2255 s->rtc_base = 0x40900000;
2256 iomemtype = cpu_register_io_memory(0, pxa2xx_rtc_readfn,
2257 pxa2xx_rtc_writefn, s);
2258 cpu_register_physical_memory(s->rtc_base, 0x1000, iomemtype);
2259 pxa2xx_rtc_init(s);
2260 register_savevm("pxa2xx_rtc", 0, 0, pxa2xx_rtc_save, pxa2xx_rtc_load, s);
2261
2262 s->i2c[0] = pxa2xx_i2c_init(0x40301600, s->pic[PXA2XX_PIC_I2C], 0xffff);
2263 s->i2c[1] = pxa2xx_i2c_init(0x40f00100, s->pic[PXA2XX_PIC_PWRI2C], 0xff);
2264
2265 s->i2s = pxa2xx_i2s_init(0x40400000, s->pic[PXA2XX_PIC_I2S], s->dma);
2266
2267 /* GPIO1 resets the processor */
2268 /* The handler can be overridden by board-specific code */
2269 pxa2xx_gpio_out_set(s->gpio, 1, s->reset);
2270 return s;
2271 }
Samsung s3c2440 and arm920t support for the mini2440 dev board