?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
eepro100: convert to memory API
[qemu/mdroth.git] / hw / pci.c
blobc00cbf8e8a388ae2fa5a8ec0f4d09d4f4eb51995
1 /*
2 * QEMU PCI bus manager
3 *
4 * Copyright (c) 2004 Fabrice Bellard
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
24 #include "hw.h"
25 #include "pci.h"
26 #include "pci_bridge.h"
27 #include "pci_internals.h"
28 #include "monitor.h"
29 #include "net.h"
30 #include "sysemu.h"
31 #include "loader.h"
32 #include "qemu-objects.h"
33 #include "range.h"
34
35 //#define DEBUG_PCI
36 #ifdef DEBUG_PCI
37 # define PCI_DPRINTF(format, ...) printf(format, ## __VA_ARGS__)
38 #else
39 # define PCI_DPRINTF(format, ...) do { } while (0)
40 #endif
41
42 static void pcibus_dev_print(Monitor *mon, DeviceState *dev, int indent);
43 static char *pcibus_get_dev_path(DeviceState *dev);
44 static char *pcibus_get_fw_dev_path(DeviceState *dev);
45 static int pcibus_reset(BusState *qbus);
46
47 struct BusInfo pci_bus_info = {
48 .name = "PCI",
49 .size = sizeof(PCIBus),
50 .print_dev = pcibus_dev_print,
51 .get_dev_path = pcibus_get_dev_path,
52 .get_fw_dev_path = pcibus_get_fw_dev_path,
53 .reset = pcibus_reset,
54 .props = (Property[]) {
55 DEFINE_PROP_PCI_DEVFN("addr", PCIDevice, devfn, -1),
56 DEFINE_PROP_STRING("romfile", PCIDevice, romfile),
57 DEFINE_PROP_UINT32("rombar", PCIDevice, rom_bar, 1),
58 DEFINE_PROP_BIT("multifunction", PCIDevice, cap_present,
59 QEMU_PCI_CAP_MULTIFUNCTION_BITNR, false),
60 DEFINE_PROP_BIT("command_serr_enable", PCIDevice, cap_present,
61 QEMU_PCI_CAP_SERR_BITNR, true),
62 DEFINE_PROP_END_OF_LIST()
63 }
64 };
65
66 static void pci_update_mappings(PCIDevice *d);
67 static void pci_set_irq(void *opaque, int irq_num, int level);
68 static int pci_add_option_rom(PCIDevice *pdev, bool is_default_rom);
69 static void pci_del_option_rom(PCIDevice *pdev);
70
71 static uint16_t pci_default_sub_vendor_id = PCI_SUBVENDOR_ID_REDHAT_QUMRANET;
72 static uint16_t pci_default_sub_device_id = PCI_SUBDEVICE_ID_QEMU;
73
74 struct PCIHostBus {
75 int domain;
76 struct PCIBus *bus;
77 QLIST_ENTRY(PCIHostBus) next;
78 };
79 static QLIST_HEAD(, PCIHostBus) host_buses;
80
81 static const VMStateDescription vmstate_pcibus = {
82 .name = "PCIBUS",
83 .version_id = 1,
84 .minimum_version_id = 1,
85 .minimum_version_id_old = 1,
86 .fields = (VMStateField []) {
87 VMSTATE_INT32_EQUAL(nirq, PCIBus),
88 VMSTATE_VARRAY_INT32(irq_count, PCIBus, nirq, 0, vmstate_info_int32, int32_t),
89 VMSTATE_END_OF_LIST()
90 }
91 };
92
93 static int pci_bar(PCIDevice *d, int reg)
94 {
95 uint8_t type;
96
97 if (reg != PCI_ROM_SLOT)
98 return PCI_BASE_ADDRESS_0 + reg * 4;
99
100 type = d->config[PCI_HEADER_TYPE] & ~PCI_HEADER_TYPE_MULTI_FUNCTION;
101 return type == PCI_HEADER_TYPE_BRIDGE ? PCI_ROM_ADDRESS1 : PCI_ROM_ADDRESS;
102 }
103
104 static inline int pci_irq_state(PCIDevice *d, int irq_num)
105 {
106 return (d->irq_state >> irq_num) & 0x1;
107 }
108
109 static inline void pci_set_irq_state(PCIDevice *d, int irq_num, int level)
110 {
111 d->irq_state &= ~(0x1 << irq_num);
112 d->irq_state |= level << irq_num;
113 }
114
115 static void pci_change_irq_level(PCIDevice *pci_dev, int irq_num, int change)
116 {
117 PCIBus *bus;
118 for (;;) {
119 bus = pci_dev->bus;
120 irq_num = bus->map_irq(pci_dev, irq_num);
121 if (bus->set_irq)
122 break;
123 pci_dev = bus->parent_dev;
124 }
125 bus->irq_count[irq_num] += change;
126 bus->set_irq(bus->irq_opaque, irq_num, bus->irq_count[irq_num] != 0);
127 }
128
129 int pci_bus_get_irq_level(PCIBus *bus, int irq_num)
130 {
131 assert(irq_num >= 0);
132 assert(irq_num < bus->nirq);
133 return !!bus->irq_count[irq_num];
134 }
135
136 /* Update interrupt status bit in config space on interrupt
137 * state change. */
138 static void pci_update_irq_status(PCIDevice *dev)
139 {
140 if (dev->irq_state) {
141 dev->config[PCI_STATUS] |= PCI_STATUS_INTERRUPT;
142 } else {
143 dev->config[PCI_STATUS] &= ~PCI_STATUS_INTERRUPT;
144 }
145 }
146
147 void pci_device_deassert_intx(PCIDevice *dev)
148 {
149 int i;
150 for (i = 0; i < PCI_NUM_PINS; ++i) {
151 qemu_set_irq(dev->irq[i], 0);
152 }
153 }
154
155 /*
156 * This function is called on #RST and FLR.
157 * FLR if PCI_EXP_DEVCTL_BCR_FLR is set
158 */
159 void pci_device_reset(PCIDevice *dev)
160 {
161 int r;
162 /* TODO: call the below unconditionally once all pci devices
163 * are qdevified */
164 if (dev->qdev.info) {
165 qdev_reset_all(&dev->qdev);
166 }
167
168 dev->irq_state = 0;
169 pci_update_irq_status(dev);
170 pci_device_deassert_intx(dev);
171 /* Clear all writable bits */
172 pci_word_test_and_clear_mask(dev->config + PCI_COMMAND,
173 pci_get_word(dev->wmask + PCI_COMMAND) |
174 pci_get_word(dev->w1cmask + PCI_COMMAND));
175 pci_word_test_and_clear_mask(dev->config + PCI_STATUS,
176 pci_get_word(dev->wmask + PCI_STATUS) |
177 pci_get_word(dev->w1cmask + PCI_STATUS));
178 dev->config[PCI_CACHE_LINE_SIZE] = 0x0;
179 dev->config[PCI_INTERRUPT_LINE] = 0x0;
180 for (r = 0; r < PCI_NUM_REGIONS; ++r) {
181 PCIIORegion *region = &dev->io_regions[r];
182 if (!region->size) {
183 continue;
184 }
185
186 if (!(region->type & PCI_BASE_ADDRESS_SPACE_IO) &&
187 region->type & PCI_BASE_ADDRESS_MEM_TYPE_64) {
188 pci_set_quad(dev->config + pci_bar(dev, r), region->type);
189 } else {
190 pci_set_long(dev->config + pci_bar(dev, r), region->type);
191 }
192 }
193 pci_update_mappings(dev);
194 }
195
196 /*
197 * Trigger pci bus reset under a given bus.
198 * To be called on RST# assert.
199 */
200 void pci_bus_reset(PCIBus *bus)
201 {
202 int i;
203
204 for (i = 0; i < bus->nirq; i++) {
205 bus->irq_count[i] = 0;
206 }
207 for (i = 0; i < ARRAY_SIZE(bus->devices); ++i) {
208 if (bus->devices[i]) {
209 pci_device_reset(bus->devices[i]);
210 }
211 }
212 }
213
214 static int pcibus_reset(BusState *qbus)
215 {
216 pci_bus_reset(DO_UPCAST(PCIBus, qbus, qbus));
217
218 /* topology traverse is done by pci_bus_reset().
219 Tell qbus/qdev walker not to traverse the tree */
220 return 1;
221 }
222
223 static void pci_host_bus_register(int domain, PCIBus *bus)
224 {
225 struct PCIHostBus *host;
226 host = qemu_mallocz(sizeof(*host));
227 host->domain = domain;
228 host->bus = bus;
229 QLIST_INSERT_HEAD(&host_buses, host, next);
230 }
231
232 PCIBus *pci_find_root_bus(int domain)
233 {
234 struct PCIHostBus *host;
235
236 QLIST_FOREACH(host, &host_buses, next) {
237 if (host->domain == domain) {
238 return host->bus;
239 }
240 }
241
242 return NULL;
243 }
244
245 int pci_find_domain(const PCIBus *bus)
246 {
247 PCIDevice *d;
248 struct PCIHostBus *host;
249
250 /* obtain root bus */
251 while ((d = bus->parent_dev) != NULL) {
252 bus = d->bus;
253 }
254
255 QLIST_FOREACH(host, &host_buses, next) {
256 if (host->bus == bus) {
257 return host->domain;
258 }
259 }
260
261 abort(); /* should not be reached */
262 return -1;
263 }
264
265 void pci_bus_new_inplace(PCIBus *bus, DeviceState *parent,
266 const char *name,
267 MemoryRegion *address_space_mem,
268 MemoryRegion *address_space_io,
269 uint8_t devfn_min)
270 {
271 qbus_create_inplace(&bus->qbus, &pci_bus_info, parent, name);
272 assert(PCI_FUNC(devfn_min) == 0);
273 bus->devfn_min = devfn_min;
274 bus->address_space_mem = address_space_mem;
275 bus->address_space_io = address_space_io;
276
277 /* host bridge */
278 QLIST_INIT(&bus->child);
279 pci_host_bus_register(0, bus); /* for now only pci domain 0 is supported */
280
281 vmstate_register(NULL, -1, &vmstate_pcibus, bus);
282 }
283
284 PCIBus *pci_bus_new(DeviceState *parent, const char *name,
285 MemoryRegion *address_space_mem,
286 MemoryRegion *address_space_io,
287 uint8_t devfn_min)
288 {
289 PCIBus *bus;
290
291 bus = qemu_mallocz(sizeof(*bus));
292 bus->qbus.qdev_allocated = 1;
293 pci_bus_new_inplace(bus, parent, name, address_space_mem,
294 address_space_io, devfn_min);
295 return bus;
296 }
297
298 void pci_bus_irqs(PCIBus *bus, pci_set_irq_fn set_irq, pci_map_irq_fn map_irq,
299 void *irq_opaque, int nirq)
300 {
301 bus->set_irq = set_irq;
302 bus->map_irq = map_irq;
303 bus->irq_opaque = irq_opaque;
304 bus->nirq = nirq;
305 bus->irq_count = qemu_mallocz(nirq * sizeof(bus->irq_count[0]));
306 }
307
308 void pci_bus_hotplug(PCIBus *bus, pci_hotplug_fn hotplug, DeviceState *qdev)
309 {
310 bus->qbus.allow_hotplug = 1;
311 bus->hotplug = hotplug;
312 bus->hotplug_qdev = qdev;
313 }
314
315 void pci_bus_set_mem_base(PCIBus *bus, target_phys_addr_t base)
316 {
317 bus->mem_base = base;
318 }
319
320 PCIBus *pci_register_bus(DeviceState *parent, const char *name,
321 pci_set_irq_fn set_irq, pci_map_irq_fn map_irq,
322 void *irq_opaque,
323 MemoryRegion *address_space_mem,
324 MemoryRegion *address_space_io,
325 uint8_t devfn_min, int nirq)
326 {
327 PCIBus *bus;
328
329 bus = pci_bus_new(parent, name, address_space_mem,
330 address_space_io, devfn_min);
331 pci_bus_irqs(bus, set_irq, map_irq, irq_opaque, nirq);
332 return bus;
333 }
334
335 int pci_bus_num(PCIBus *s)
336 {
337 if (!s->parent_dev)
338 return 0; /* pci host bridge */
339 return s->parent_dev->config[PCI_SECONDARY_BUS];
340 }
341
342 static int get_pci_config_device(QEMUFile *f, void *pv, size_t size)
343 {
344 PCIDevice *s = container_of(pv, PCIDevice, config);
345 uint8_t *config;
346 int i;
347
348 assert(size == pci_config_size(s));
349 config = qemu_malloc(size);
350
351 qemu_get_buffer(f, config, size);
352 for (i = 0; i < size; ++i) {
353 if ((config[i] ^ s->config[i]) &
354 s->cmask[i] & ~s->wmask[i] & ~s->w1cmask[i]) {
355 qemu_free(config);
356 return -EINVAL;
357 }
358 }
359 memcpy(s->config, config, size);
360
361 pci_update_mappings(s);
362
363 qemu_free(config);
364 return 0;
365 }
366
367 /* just put buffer */
368 static void put_pci_config_device(QEMUFile *f, void *pv, size_t size)
369 {
370 const uint8_t **v = pv;
371 assert(size == pci_config_size(container_of(pv, PCIDevice, config)));
372 qemu_put_buffer(f, *v, size);
373 }
374
375 static VMStateInfo vmstate_info_pci_config = {
376 .name = "pci config",
377 .get = get_pci_config_device,
378 .put = put_pci_config_device,
379 };
380
381 static int get_pci_irq_state(QEMUFile *f, void *pv, size_t size)
382 {
383 PCIDevice *s = container_of(pv, PCIDevice, irq_state);
384 uint32_t irq_state[PCI_NUM_PINS];
385 int i;
386 for (i = 0; i < PCI_NUM_PINS; ++i) {
387 irq_state[i] = qemu_get_be32(f);
388 if (irq_state[i] != 0x1 && irq_state[i] != 0) {
389 fprintf(stderr, "irq state %d: must be 0 or 1.\n",
390 irq_state[i]);
391 return -EINVAL;
392 }
393 }
394
395 for (i = 0; i < PCI_NUM_PINS; ++i) {
396 pci_set_irq_state(s, i, irq_state[i]);
397 }
398
399 return 0;
400 }
401
402 static void put_pci_irq_state(QEMUFile *f, void *pv, size_t size)
403 {
404 int i;
405 PCIDevice *s = container_of(pv, PCIDevice, irq_state);
406
407 for (i = 0; i < PCI_NUM_PINS; ++i) {
408 qemu_put_be32(f, pci_irq_state(s, i));
409 }
410 }
411
412 static VMStateInfo vmstate_info_pci_irq_state = {
413 .name = "pci irq state",
414 .get = get_pci_irq_state,
415 .put = put_pci_irq_state,
416 };
417
418 const VMStateDescription vmstate_pci_device = {
419 .name = "PCIDevice",
420 .version_id = 2,
421 .minimum_version_id = 1,
422 .minimum_version_id_old = 1,
423 .fields = (VMStateField []) {
424 VMSTATE_INT32_LE(version_id, PCIDevice),
425 VMSTATE_BUFFER_UNSAFE_INFO(config, PCIDevice, 0,
426 vmstate_info_pci_config,
427 PCI_CONFIG_SPACE_SIZE),
428 VMSTATE_BUFFER_UNSAFE_INFO(irq_state, PCIDevice, 2,
429 vmstate_info_pci_irq_state,
430 PCI_NUM_PINS * sizeof(int32_t)),
431 VMSTATE_END_OF_LIST()
432 }
433 };
434
435 const VMStateDescription vmstate_pcie_device = {
436 .name = "PCIDevice",
437 .version_id = 2,
438 .minimum_version_id = 1,
439 .minimum_version_id_old = 1,
440 .fields = (VMStateField []) {
441 VMSTATE_INT32_LE(version_id, PCIDevice),
442 VMSTATE_BUFFER_UNSAFE_INFO(config, PCIDevice, 0,
443 vmstate_info_pci_config,
444 PCIE_CONFIG_SPACE_SIZE),
445 VMSTATE_BUFFER_UNSAFE_INFO(irq_state, PCIDevice, 2,
446 vmstate_info_pci_irq_state,
447 PCI_NUM_PINS * sizeof(int32_t)),
448 VMSTATE_END_OF_LIST()
449 }
450 };
451
452 static inline const VMStateDescription *pci_get_vmstate(PCIDevice *s)
453 {
454 return pci_is_express(s) ? &vmstate_pcie_device : &vmstate_pci_device;
455 }
456
457 void pci_device_save(PCIDevice *s, QEMUFile *f)
458 {
459 /* Clear interrupt status bit: it is implicit
460 * in irq_state which we are saving.
461 * This makes us compatible with old devices
462 * which never set or clear this bit. */
463 s->config[PCI_STATUS] &= ~PCI_STATUS_INTERRUPT;
464 vmstate_save_state(f, pci_get_vmstate(s), s);
465 /* Restore the interrupt status bit. */
466 pci_update_irq_status(s);
467 }
468
469 int pci_device_load(PCIDevice *s, QEMUFile *f)
470 {
471 int ret;
472 ret = vmstate_load_state(f, pci_get_vmstate(s), s, s->version_id);
473 /* Restore the interrupt status bit. */
474 pci_update_irq_status(s);
475 return ret;
476 }
477
478 static void pci_set_default_subsystem_id(PCIDevice *pci_dev)
479 {
480 pci_set_word(pci_dev->config + PCI_SUBSYSTEM_VENDOR_ID,
481 pci_default_sub_vendor_id);
482 pci_set_word(pci_dev->config + PCI_SUBSYSTEM_ID,
483 pci_default_sub_device_id);
484 }
485
486 /*
487 * Parse [[<domain>:]<bus>:]<slot>, return -1 on error if funcp == NULL
488 * [[<domain>:]<bus>:]<slot>.<func>, return -1 on error
489 */
490 int pci_parse_devaddr(const char *addr, int *domp, int *busp,
491 unsigned int *slotp, unsigned int *funcp)
492 {
493 const char *p;
494 char *e;
495 unsigned long val;
496 unsigned long dom = 0, bus = 0;
497 unsigned int slot = 0;
498 unsigned int func = 0;
499
500 p = addr;
501 val = strtoul(p, &e, 16);
502 if (e == p)
503 return -1;
504 if (*e == ':') {
505 bus = val;
506 p = e + 1;
507 val = strtoul(p, &e, 16);
508 if (e == p)
509 return -1;
510 if (*e == ':') {
511 dom = bus;
512 bus = val;
513 p = e + 1;
514 val = strtoul(p, &e, 16);
515 if (e == p)
516 return -1;
517 }
518 }
519
520 slot = val;
521
522 if (funcp != NULL) {
523 if (*e != '.')
524 return -1;
525
526 p = e + 1;
527 val = strtoul(p, &e, 16);
528 if (e == p)
529 return -1;
530
531 func = val;
532 }
533
534 /* if funcp == NULL func is 0 */
535 if (dom > 0xffff || bus > 0xff || slot > 0x1f || func > 7)
536 return -1;
537
538 if (*e)
539 return -1;
540
541 /* Note: QEMU doesn't implement domains other than 0 */
542 if (!pci_find_bus(pci_find_root_bus(dom), bus))
543 return -1;
544
545 *domp = dom;
546 *busp = bus;
547 *slotp = slot;
548 if (funcp != NULL)
549 *funcp = func;
550 return 0;
551 }
552
553 int pci_read_devaddr(Monitor *mon, const char *addr, int *domp, int *busp,
554 unsigned *slotp)
555 {
556 /* strip legacy tag */
557 if (!strncmp(addr, "pci_addr=", 9)) {
558 addr += 9;
559 }
560 if (pci_parse_devaddr(addr, domp, busp, slotp, NULL)) {
561 monitor_printf(mon, "Invalid pci address\n");
562 return -1;
563 }
564 return 0;
565 }
566
567 PCIBus *pci_get_bus_devfn(int *devfnp, const char *devaddr)
568 {
569 int dom, bus;
570 unsigned slot;
571
572 if (!devaddr) {
573 *devfnp = -1;
574 return pci_find_bus(pci_find_root_bus(0), 0);
575 }
576
577 if (pci_parse_devaddr(devaddr, &dom, &bus, &slot, NULL) < 0) {
578 return NULL;
579 }
580
581 *devfnp = PCI_DEVFN(slot, 0);
582 return pci_find_bus(pci_find_root_bus(dom), bus);
583 }
584
585 static void pci_init_cmask(PCIDevice *dev)
586 {
587 pci_set_word(dev->cmask + PCI_VENDOR_ID, 0xffff);
588 pci_set_word(dev->cmask + PCI_DEVICE_ID, 0xffff);
589 dev->cmask[PCI_STATUS] = PCI_STATUS_CAP_LIST;
590 dev->cmask[PCI_REVISION_ID] = 0xff;
591 dev->cmask[PCI_CLASS_PROG] = 0xff;
592 pci_set_word(dev->cmask + PCI_CLASS_DEVICE, 0xffff);
593 dev->cmask[PCI_HEADER_TYPE] = 0xff;
594 dev->cmask[PCI_CAPABILITY_LIST] = 0xff;
595 }
596
597 static void pci_init_wmask(PCIDevice *dev)
598 {
599 int config_size = pci_config_size(dev);
600
601 dev->wmask[PCI_CACHE_LINE_SIZE] = 0xff;
602 dev->wmask[PCI_INTERRUPT_LINE] = 0xff;
603 pci_set_word(dev->wmask + PCI_COMMAND,
604 PCI_COMMAND_IO | PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER |
605 PCI_COMMAND_INTX_DISABLE);
606 if (dev->cap_present & QEMU_PCI_CAP_SERR) {
607 pci_word_test_and_set_mask(dev->wmask + PCI_COMMAND, PCI_COMMAND_SERR);
608 }
609
610 memset(dev->wmask + PCI_CONFIG_HEADER_SIZE, 0xff,
611 config_size - PCI_CONFIG_HEADER_SIZE);
612 }
613
614 static void pci_init_w1cmask(PCIDevice *dev)
615 {
616 /*
617 * Note: It's okay to set w1cmask even for readonly bits as
618 * long as their value is hardwired to 0.
619 */
620 pci_set_word(dev->w1cmask + PCI_STATUS,
621 PCI_STATUS_PARITY | PCI_STATUS_SIG_TARGET_ABORT |
622 PCI_STATUS_REC_TARGET_ABORT | PCI_STATUS_REC_MASTER_ABORT |
623 PCI_STATUS_SIG_SYSTEM_ERROR | PCI_STATUS_DETECTED_PARITY);
624 }
625
626 static void pci_init_wmask_bridge(PCIDevice *d)
627 {
628 /* PCI_PRIMARY_BUS, PCI_SECONDARY_BUS, PCI_SUBORDINATE_BUS and
629 PCI_SEC_LETENCY_TIMER */
630 memset(d->wmask + PCI_PRIMARY_BUS, 0xff, 4);
631
632 /* base and limit */
633 d->wmask[PCI_IO_BASE] = PCI_IO_RANGE_MASK & 0xff;
634 d->wmask[PCI_IO_LIMIT] = PCI_IO_RANGE_MASK & 0xff;
635 pci_set_word(d->wmask + PCI_MEMORY_BASE,
636 PCI_MEMORY_RANGE_MASK & 0xffff);
637 pci_set_word(d->wmask + PCI_MEMORY_LIMIT,
638 PCI_MEMORY_RANGE_MASK & 0xffff);
639 pci_set_word(d->wmask + PCI_PREF_MEMORY_BASE,
640 PCI_PREF_RANGE_MASK & 0xffff);
641 pci_set_word(d->wmask + PCI_PREF_MEMORY_LIMIT,
642 PCI_PREF_RANGE_MASK & 0xffff);
643
644 /* PCI_PREF_BASE_UPPER32 and PCI_PREF_LIMIT_UPPER32 */
645 memset(d->wmask + PCI_PREF_BASE_UPPER32, 0xff, 8);
646
647 /* TODO: add this define to pci_regs.h in linux and then in qemu. */
648 #define PCI_BRIDGE_CTL_VGA_16BIT 0x10 /* VGA 16-bit decode */
649 #define PCI_BRIDGE_CTL_DISCARD 0x100 /* Primary discard timer */
650 #define PCI_BRIDGE_CTL_SEC_DISCARD 0x200 /* Secondary discard timer */
651 #define PCI_BRIDGE_CTL_DISCARD_STATUS 0x400 /* Discard timer status */
652 #define PCI_BRIDGE_CTL_DISCARD_SERR 0x800 /* Discard timer SERR# enable */
653 pci_set_word(d->wmask + PCI_BRIDGE_CONTROL,
654 PCI_BRIDGE_CTL_PARITY |
655 PCI_BRIDGE_CTL_SERR |
656 PCI_BRIDGE_CTL_ISA |
657 PCI_BRIDGE_CTL_VGA |
658 PCI_BRIDGE_CTL_VGA_16BIT |
659 PCI_BRIDGE_CTL_MASTER_ABORT |
660 PCI_BRIDGE_CTL_BUS_RESET |
661 PCI_BRIDGE_CTL_FAST_BACK |
662 PCI_BRIDGE_CTL_DISCARD |
663 PCI_BRIDGE_CTL_SEC_DISCARD |
664 PCI_BRIDGE_CTL_DISCARD_SERR);
665 /* Below does not do anything as we never set this bit, put here for
666 * completeness. */
667 pci_set_word(d->w1cmask + PCI_BRIDGE_CONTROL,
668 PCI_BRIDGE_CTL_DISCARD_STATUS);
669 }
670
671 static int pci_init_multifunction(PCIBus *bus, PCIDevice *dev)
672 {
673 uint8_t slot = PCI_SLOT(dev->devfn);
674 uint8_t func;
675
676 if (dev->cap_present & QEMU_PCI_CAP_MULTIFUNCTION) {
677 dev->config[PCI_HEADER_TYPE] |= PCI_HEADER_TYPE_MULTI_FUNCTION;
678 }
679
680 /*
681 * multifunction bit is interpreted in two ways as follows.
682 * - all functions must set the bit to 1.
683 * Example: Intel X53
684 * - function 0 must set the bit, but the rest function (> 0)
685 * is allowed to leave the bit to 0.
686 * Example: PIIX3(also in qemu), PIIX4(also in qemu), ICH10,
687 *
688 * So OS (at least Linux) checks the bit of only function 0,
689 * and doesn't see the bit of function > 0.
690 *
691 * The below check allows both interpretation.
692 */
693 if (PCI_FUNC(dev->devfn)) {
694 PCIDevice *f0 = bus->devices[PCI_DEVFN(slot, 0)];
695 if (f0 && !(f0->cap_present & QEMU_PCI_CAP_MULTIFUNCTION)) {
696 /* function 0 should set multifunction bit */
697 error_report("PCI: single function device can't be populated "
698 "in function %x.%x", slot, PCI_FUNC(dev->devfn));
699 return -1;
700 }
701 return 0;
702 }
703
704 if (dev->cap_present & QEMU_PCI_CAP_MULTIFUNCTION) {
705 return 0;
706 }
707 /* function 0 indicates single function, so function > 0 must be NULL */
708 for (func = 1; func < PCI_FUNC_MAX; ++func) {
709 if (bus->devices[PCI_DEVFN(slot, func)]) {
710 error_report("PCI: %x.0 indicates single function, "
711 "but %x.%x is already populated.",
712 slot, slot, func);
713 return -1;
714 }
715 }
716 return 0;
717 }
718
719 static void pci_config_alloc(PCIDevice *pci_dev)
720 {
721 int config_size = pci_config_size(pci_dev);
722
723 pci_dev->config = qemu_mallocz(config_size);
724 pci_dev->cmask = qemu_mallocz(config_size);
725 pci_dev->wmask = qemu_mallocz(config_size);
726 pci_dev->w1cmask = qemu_mallocz(config_size);
727 pci_dev->used = qemu_mallocz(config_size);
728 }
729
730 static void pci_config_free(PCIDevice *pci_dev)
731 {
732 qemu_free(pci_dev->config);
733 qemu_free(pci_dev->cmask);
734 qemu_free(pci_dev->wmask);
735 qemu_free(pci_dev->w1cmask);
736 qemu_free(pci_dev->used);
737 }
738
739 /* -1 for devfn means auto assign */
740 static PCIDevice *do_pci_register_device(PCIDevice *pci_dev, PCIBus *bus,
741 const char *name, int devfn,
742 const PCIDeviceInfo *info)
743 {
744 PCIConfigReadFunc *config_read = info->config_read;
745 PCIConfigWriteFunc *config_write = info->config_write;
746
747 if (devfn < 0) {
748 for(devfn = bus->devfn_min ; devfn < ARRAY_SIZE(bus->devices);
749 devfn += PCI_FUNC_MAX) {
750 if (!bus->devices[devfn])
751 goto found;
752 }
753 error_report("PCI: no slot/function available for %s, all in use", name);
754 return NULL;
755 found: ;
756 } else if (bus->devices[devfn]) {
757 error_report("PCI: slot %d function %d not available for %s, in use by %s",
758 PCI_SLOT(devfn), PCI_FUNC(devfn), name, bus->devices[devfn]->name);
759 return NULL;
760 }
761 pci_dev->bus = bus;
762 pci_dev->devfn = devfn;
763 pstrcpy(pci_dev->name, sizeof(pci_dev->name), name);
764 pci_dev->irq_state = 0;
765 pci_config_alloc(pci_dev);
766
767 pci_config_set_vendor_id(pci_dev->config, info->vendor_id);
768 pci_config_set_device_id(pci_dev->config, info->device_id);
769 pci_config_set_revision(pci_dev->config, info->revision);
770 pci_config_set_class(pci_dev->config, info->class_id);
771
772 if (!info->is_bridge) {
773 if (info->subsystem_vendor_id || info->subsystem_id) {
774 pci_set_word(pci_dev->config + PCI_SUBSYSTEM_VENDOR_ID,
775 info->subsystem_vendor_id);
776 pci_set_word(pci_dev->config + PCI_SUBSYSTEM_ID,
777 info->subsystem_id);
778 } else {
779 pci_set_default_subsystem_id(pci_dev);
780 }
781 } else {
782 /* subsystem_vendor_id/subsystem_id are only for header type 0 */
783 assert(!info->subsystem_vendor_id);
784 assert(!info->subsystem_id);
785 }
786 pci_init_cmask(pci_dev);
787 pci_init_wmask(pci_dev);
788 pci_init_w1cmask(pci_dev);
789 if (info->is_bridge) {
790 pci_init_wmask_bridge(pci_dev);
791 }
792 if (pci_init_multifunction(bus, pci_dev)) {
793 pci_config_free(pci_dev);
794 return NULL;
795 }
796
797 if (!config_read)
798 config_read = pci_default_read_config;
799 if (!config_write)
800 config_write = pci_default_write_config;
801 pci_dev->config_read = config_read;
802 pci_dev->config_write = config_write;
803 bus->devices[devfn] = pci_dev;
804 pci_dev->irq = qemu_allocate_irqs(pci_set_irq, pci_dev, PCI_NUM_PINS);
805 pci_dev->version_id = 2; /* Current pci device vmstate version */
806 return pci_dev;
807 }
808
809 static void do_pci_unregister_device(PCIDevice *pci_dev)
810 {
811 qemu_free_irqs(pci_dev->irq);
812 pci_dev->bus->devices[pci_dev->devfn] = NULL;
813 pci_config_free(pci_dev);
814 }
815
816 /* TODO: obsolete. eliminate this once all pci devices are qdevifed. */
817 PCIDevice *pci_register_device(PCIBus *bus, const char *name,
818 int instance_size, int devfn,
819 PCIConfigReadFunc *config_read,
820 PCIConfigWriteFunc *config_write)
821 {
822 PCIDevice *pci_dev;
823 PCIDeviceInfo info = {
824 .config_read = config_read,
825 .config_write = config_write,
826 };
827
828 pci_dev = qemu_mallocz(instance_size);
829 pci_dev = do_pci_register_device(pci_dev, bus, name, devfn, &info);
830 if (pci_dev == NULL) {
831 hw_error("PCI: can't register device\n");
832 }
833 return pci_dev;
834 }
835
836 static target_phys_addr_t pci_to_cpu_addr(PCIBus *bus,
837 target_phys_addr_t addr)
838 {
839 return addr + bus->mem_base;
840 }
841
842 static void pci_unregister_io_regions(PCIDevice *pci_dev)
843 {
844 PCIIORegion *r;
845 int i;
846
847 for(i = 0; i < PCI_NUM_REGIONS; i++) {
848 r = &pci_dev->io_regions[i];
849 if (!r->size || r->addr == PCI_BAR_UNMAPPED)
850 continue;
851 if (r->memory) {
852 memory_region_del_subregion(r->address_space, r->memory);
853 } else {
854 if (r->type == PCI_BASE_ADDRESS_SPACE_IO) {
855 isa_unassign_ioport(r->addr, r->filtered_size);
856 } else {
857 cpu_register_physical_memory(pci_to_cpu_addr(pci_dev->bus,
858 r->addr),
859 r->filtered_size,
860 IO_MEM_UNASSIGNED);
861 }
862 }
863 }
864 }
865
866 static int pci_unregister_device(DeviceState *dev)
867 {
868 PCIDevice *pci_dev = DO_UPCAST(PCIDevice, qdev, dev);
869 PCIDeviceInfo *info = DO_UPCAST(PCIDeviceInfo, qdev, dev->info);
870 int ret = 0;
871
872 if (info->exit)
873 ret = info->exit(pci_dev);
874 if (ret)
875 return ret;
876
877 pci_unregister_io_regions(pci_dev);
878 pci_del_option_rom(pci_dev);
879 qemu_free(pci_dev->romfile);
880 do_pci_unregister_device(pci_dev);
881 return 0;
882 }
883
884 void pci_register_bar(PCIDevice *pci_dev, int region_num,
885 pcibus_t size, uint8_t type,
886 PCIMapIORegionFunc *map_func)
887 {
888 PCIIORegion *r;
889 uint32_t addr;
890 uint64_t wmask;
891
892 assert(region_num >= 0);
893 assert(region_num < PCI_NUM_REGIONS);
894 if (size & (size-1)) {
895 fprintf(stderr, "ERROR: PCI region size must be pow2 "
896 "type=0x%x, size=0x%"FMT_PCIBUS"\n", type, size);
897 exit(1);
898 }
899
900 r = &pci_dev->io_regions[region_num];
901 r->addr = PCI_BAR_UNMAPPED;
902 r->size = size;
903 r->filtered_size = size;
904 r->type = type;
905 r->map_func = map_func;
906 r->ram_addr = IO_MEM_UNASSIGNED;
907 r->memory = NULL;
908
909 wmask = ~(size - 1);
910 addr = pci_bar(pci_dev, region_num);
911 if (region_num == PCI_ROM_SLOT) {
912 /* ROM enable bit is writable */
913 wmask |= PCI_ROM_ADDRESS_ENABLE;
914 }
915 pci_set_long(pci_dev->config + addr, type);
916 if (!(r->type & PCI_BASE_ADDRESS_SPACE_IO) &&
917 r->type & PCI_BASE_ADDRESS_MEM_TYPE_64) {
918 pci_set_quad(pci_dev->wmask + addr, wmask);
919 pci_set_quad(pci_dev->cmask + addr, ~0ULL);
920 } else {
921 pci_set_long(pci_dev->wmask + addr, wmask & 0xffffffff);
922 pci_set_long(pci_dev->cmask + addr, 0xffffffff);
923 }
924 }
925
926 static void pci_simple_bar_mapfunc(PCIDevice *pci_dev, int region_num,
927 pcibus_t addr, pcibus_t size, int type)
928 {
929 cpu_register_physical_memory(addr, size,
930 pci_dev->io_regions[region_num].ram_addr);
931 }
932
933 static void pci_simple_bar_mapfunc_region(PCIDevice *pci_dev, int region_num,
934 pcibus_t addr, pcibus_t size,
935 int type)
936 {
937 PCIIORegion *r = &pci_dev->io_regions[region_num];
938
939 memory_region_add_subregion_overlap(r->address_space,
940 addr,
941 r->memory,
942 1);
943 }
944
945 void pci_register_bar_simple(PCIDevice *pci_dev, int region_num,
946 pcibus_t size, uint8_t attr, ram_addr_t ram_addr)
947 {
948 pci_register_bar(pci_dev, region_num, size,
949 PCI_BASE_ADDRESS_SPACE_MEMORY | attr,
950 pci_simple_bar_mapfunc);
951 pci_dev->io_regions[region_num].ram_addr = ram_addr;
952 }
953
954 void pci_register_bar_region(PCIDevice *pci_dev, int region_num,
955 uint8_t attr, MemoryRegion *memory)
956 {
957 pci_register_bar(pci_dev, region_num, memory_region_size(memory),
958 attr,
959 pci_simple_bar_mapfunc_region);
960 pci_dev->io_regions[region_num].memory = memory;
961 pci_dev->io_regions[region_num].address_space
962 = attr & PCI_BASE_ADDRESS_SPACE_IO
963 ? pci_dev->bus->address_space_io
964 : pci_dev->bus->address_space_mem;
965 }
966
967 pcibus_t pci_get_bar_addr(PCIDevice *pci_dev, int region_num)
968 {
969 return pci_dev->io_regions[region_num].addr;
970 }
971
972 static void pci_bridge_filter(PCIDevice *d, pcibus_t *addr, pcibus_t *size,
973 uint8_t type)
974 {
975 pcibus_t base = *addr;
976 pcibus_t limit = *addr + *size - 1;
977 PCIDevice *br;
978
979 for (br = d->bus->parent_dev; br; br = br->bus->parent_dev) {
980 uint16_t cmd = pci_get_word(d->config + PCI_COMMAND);
981
982 if (type & PCI_BASE_ADDRESS_SPACE_IO) {
983 if (!(cmd & PCI_COMMAND_IO)) {
984 goto no_map;
985 }
986 } else {
987 if (!(cmd & PCI_COMMAND_MEMORY)) {
988 goto no_map;
989 }
990 }
991
992 base = MAX(base, pci_bridge_get_base(br, type));
993 limit = MIN(limit, pci_bridge_get_limit(br, type));
994 }
995
996 if (base > limit) {
997 goto no_map;
998 }
999 *addr = base;
1000 *size = limit - base + 1;
1001 return;
1002 no_map:
1003 *addr = PCI_BAR_UNMAPPED;
1004 *size = 0;
1005 }
1006
1007 static pcibus_t pci_bar_address(PCIDevice *d,
1008 int reg, uint8_t type, pcibus_t size)
1009 {
1010 pcibus_t new_addr, last_addr;
1011 int bar = pci_bar(d, reg);
1012 uint16_t cmd = pci_get_word(d->config + PCI_COMMAND);
1013
1014 if (type & PCI_BASE_ADDRESS_SPACE_IO) {
1015 if (!(cmd & PCI_COMMAND_IO)) {
1016 return PCI_BAR_UNMAPPED;
1017 }
1018 new_addr = pci_get_long(d->config + bar) & ~(size - 1);
1019 last_addr = new_addr + size - 1;
1020 /* NOTE: we have only 64K ioports on PC */
1021 if (last_addr <= new_addr || new_addr == 0 || last_addr > UINT16_MAX) {
1022 return PCI_BAR_UNMAPPED;
1023 }
1024 return new_addr;
1025 }
1026
1027 if (!(cmd & PCI_COMMAND_MEMORY)) {
1028 return PCI_BAR_UNMAPPED;
1029 }
1030 if (type & PCI_BASE_ADDRESS_MEM_TYPE_64) {
1031 new_addr = pci_get_quad(d->config + bar);
1032 } else {
1033 new_addr = pci_get_long(d->config + bar);
1034 }
1035 /* the ROM slot has a specific enable bit */
1036 if (reg == PCI_ROM_SLOT && !(new_addr & PCI_ROM_ADDRESS_ENABLE)) {
1037 return PCI_BAR_UNMAPPED;
1038 }
1039 new_addr &= ~(size - 1);
1040 last_addr = new_addr + size - 1;
1041 /* NOTE: we do not support wrapping */
1042 /* XXX: as we cannot support really dynamic
1043 mappings, we handle specific values as invalid
1044 mappings. */
1045 if (last_addr <= new_addr || new_addr == 0 ||
1046 last_addr == PCI_BAR_UNMAPPED) {
1047 return PCI_BAR_UNMAPPED;
1048 }
1049
1050 /* Now pcibus_t is 64bit.
1051 * Check if 32 bit BAR wraps around explicitly.
1052 * Without this, PC ide doesn't work well.
1053 * TODO: remove this work around.
1054 */
1055 if (!(type & PCI_BASE_ADDRESS_MEM_TYPE_64) && last_addr >= UINT32_MAX) {
1056 return PCI_BAR_UNMAPPED;
1057 }
1058
1059 /*
1060 * OS is allowed to set BAR beyond its addressable
1061 * bits. For example, 32 bit OS can set 64bit bar
1062 * to >4G. Check it. TODO: we might need to support
1063 * it in the future for e.g. PAE.
1064 */
1065 if (last_addr >= TARGET_PHYS_ADDR_MAX) {
1066 return PCI_BAR_UNMAPPED;
1067 }
1068
1069 return new_addr;
1070 }
1071
1072 static void pci_update_mappings(PCIDevice *d)
1073 {
1074 PCIIORegion *r;
1075 int i;
1076 pcibus_t new_addr, filtered_size;
1077
1078 for(i = 0; i < PCI_NUM_REGIONS; i++) {
1079 r = &d->io_regions[i];
1080
1081 /* this region isn't registered */
1082 if (!r->size)
1083 continue;
1084
1085 new_addr = pci_bar_address(d, i, r->type, r->size);
1086
1087 /* bridge filtering */
1088 filtered_size = r->size;
1089 if (new_addr != PCI_BAR_UNMAPPED) {
1090 pci_bridge_filter(d, &new_addr, &filtered_size, r->type);
1091 }
1092
1093 /* This bar isn't changed */
1094 if (new_addr == r->addr && filtered_size == r->filtered_size)
1095 continue;
1096
1097 /* now do the real mapping */
1098 if (r->addr != PCI_BAR_UNMAPPED) {
1099 if (r->memory) {
1100 memory_region_del_subregion(r->address_space, r->memory);
1101 } else if (r->type & PCI_BASE_ADDRESS_SPACE_IO) {
1102 int class;
1103 /* NOTE: specific hack for IDE in PC case:
1104 only one byte must be mapped. */
1105 class = pci_get_word(d->config + PCI_CLASS_DEVICE);
1106 if (class == 0x0101 && r->size == 4) {
1107 isa_unassign_ioport(r->addr + 2, 1);
1108 } else {
1109 isa_unassign_ioport(r->addr, r->filtered_size);
1110 }
1111 } else {
1112 cpu_register_physical_memory(pci_to_cpu_addr(d->bus,
1113 r->addr),
1114 r->filtered_size,
1115 IO_MEM_UNASSIGNED);
1116 qemu_unregister_coalesced_mmio(r->addr, r->filtered_size);
1117 }
1118 }
1119 r->addr = new_addr;
1120 r->filtered_size = filtered_size;
1121 if (r->addr != PCI_BAR_UNMAPPED) {
1122 /*
1123 * TODO: currently almost all the map funcions assumes
1124 * filtered_size == size and addr & ~(size - 1) == addr.
1125 * However with bridge filtering, they aren't always true.
1126 * Teach them such cases, such that filtered_size < size and
1127 * addr & (size - 1) != 0.
1128 */
1129 if (r->type & PCI_BASE_ADDRESS_SPACE_IO) {
1130 r->map_func(d, i, r->addr, r->filtered_size, r->type);
1131 } else {
1132 r->map_func(d, i, pci_to_cpu_addr(d->bus, r->addr),
1133 r->filtered_size, r->type);
1134 }
1135 }
1136 }
1137 }
1138
1139 static inline int pci_irq_disabled(PCIDevice *d)
1140 {
1141 return pci_get_word(d->config + PCI_COMMAND) & PCI_COMMAND_INTX_DISABLE;
1142 }
1143
1144 /* Called after interrupt disabled field update in config space,
1145 * assert/deassert interrupts if necessary.
1146 * Gets original interrupt disable bit value (before update). */
1147 static void pci_update_irq_disabled(PCIDevice *d, int was_irq_disabled)
1148 {
1149 int i, disabled = pci_irq_disabled(d);
1150 if (disabled == was_irq_disabled)
1151 return;
1152 for (i = 0; i < PCI_NUM_PINS; ++i) {
1153 int state = pci_irq_state(d, i);
1154 pci_change_irq_level(d, i, disabled ? -state : state);
1155 }
1156 }
1157
1158 uint32_t pci_default_read_config(PCIDevice *d,
1159 uint32_t address, int len)
1160 {
1161 uint32_t val = 0;
1162
1163 memcpy(&val, d->config + address, len);
1164 return le32_to_cpu(val);
1165 }
1166
1167 void pci_default_write_config(PCIDevice *d, uint32_t addr, uint32_t val, int l)
1168 {
1169 int i, was_irq_disabled = pci_irq_disabled(d);
1170
1171 for (i = 0; i < l; val >>= 8, ++i) {
1172 uint8_t wmask = d->wmask[addr + i];
1173 uint8_t w1cmask = d->w1cmask[addr + i];
1174 assert(!(wmask & w1cmask));
1175 d->config[addr + i] = (d->config[addr + i] & ~wmask) | (val & wmask);
1176 d->config[addr + i] &= ~(val & w1cmask); /* W1C: Write 1 to Clear */
1177 }
1178 if (ranges_overlap(addr, l, PCI_BASE_ADDRESS_0, 24) ||
1179 ranges_overlap(addr, l, PCI_ROM_ADDRESS, 4) ||
1180 ranges_overlap(addr, l, PCI_ROM_ADDRESS1, 4) ||
1181 range_covers_byte(addr, l, PCI_COMMAND))
1182 pci_update_mappings(d);
1183
1184 if (range_covers_byte(addr, l, PCI_COMMAND))
1185 pci_update_irq_disabled(d, was_irq_disabled);
1186 }
1187
1188 /***********************************************************/
1189 /* generic PCI irq support */
1190
1191 /* 0 <= irq_num <= 3. level must be 0 or 1 */
1192 static void pci_set_irq(void *opaque, int irq_num, int level)
1193 {
1194 PCIDevice *pci_dev = opaque;
1195 int change;
1196
1197 change = level - pci_irq_state(pci_dev, irq_num);
1198 if (!change)
1199 return;
1200
1201 pci_set_irq_state(pci_dev, irq_num, level);
1202 pci_update_irq_status(pci_dev);
1203 if (pci_irq_disabled(pci_dev))
1204 return;
1205 pci_change_irq_level(pci_dev, irq_num, change);
1206 }
1207
1208 /***********************************************************/
1209 /* monitor info on PCI */
1210
1211 typedef struct {
1212 uint16_t class;
1213 const char *desc;
1214 const char *fw_name;
1215 uint16_t fw_ign_bits;
1216 } pci_class_desc;
1217
1218 static const pci_class_desc pci_class_descriptions[] =
1219 {
1220 { 0x0001, "VGA controller", "display"},
1221 { 0x0100, "SCSI controller", "scsi"},
1222 { 0x0101, "IDE controller", "ide"},
1223 { 0x0102, "Floppy controller", "fdc"},
1224 { 0x0103, "IPI controller", "ipi"},
1225 { 0x0104, "RAID controller", "raid"},
1226 { 0x0106, "SATA controller"},
1227 { 0x0107, "SAS controller"},
1228 { 0x0180, "Storage controller"},
1229 { 0x0200, "Ethernet controller", "ethernet"},
1230 { 0x0201, "Token Ring controller", "token-ring"},
1231 { 0x0202, "FDDI controller", "fddi"},
1232 { 0x0203, "ATM controller", "atm"},
1233 { 0x0280, "Network controller"},
1234 { 0x0300, "VGA controller", "display", 0x00ff},
1235 { 0x0301, "XGA controller"},
1236 { 0x0302, "3D controller"},
1237 { 0x0380, "Display controller"},
1238 { 0x0400, "Video controller", "video"},
1239 { 0x0401, "Audio controller", "sound"},
1240 { 0x0402, "Phone"},
1241 { 0x0403, "Audio controller", "sound"},
1242 { 0x0480, "Multimedia controller"},
1243 { 0x0500, "RAM controller", "memory"},
1244 { 0x0501, "Flash controller", "flash"},
1245 { 0x0580, "Memory controller"},
1246 { 0x0600, "Host bridge", "host"},
1247 { 0x0601, "ISA bridge", "isa"},
1248 { 0x0602, "EISA bridge", "eisa"},
1249 { 0x0603, "MC bridge", "mca"},
1250 { 0x0604, "PCI bridge", "pci"},
1251 { 0x0605, "PCMCIA bridge", "pcmcia"},
1252 { 0x0606, "NUBUS bridge", "nubus"},
1253 { 0x0607, "CARDBUS bridge", "cardbus"},
1254 { 0x0608, "RACEWAY bridge"},
1255 { 0x0680, "Bridge"},
1256 { 0x0700, "Serial port", "serial"},
1257 { 0x0701, "Parallel port", "parallel"},
1258 { 0x0800, "Interrupt controller", "interrupt-controller"},
1259 { 0x0801, "DMA controller", "dma-controller"},
1260 { 0x0802, "Timer", "timer"},
1261 { 0x0803, "RTC", "rtc"},
1262 { 0x0900, "Keyboard", "keyboard"},
1263 { 0x0901, "Pen", "pen"},
1264 { 0x0902, "Mouse", "mouse"},
1265 { 0x0A00, "Dock station", "dock", 0x00ff},
1266 { 0x0B00, "i386 cpu", "cpu", 0x00ff},
1267 { 0x0c00, "Fireware contorller", "fireware"},
1268 { 0x0c01, "Access bus controller", "access-bus"},
1269 { 0x0c02, "SSA controller", "ssa"},
1270 { 0x0c03, "USB controller", "usb"},
1271 { 0x0c04, "Fibre channel controller", "fibre-channel"},
1272 { 0, NULL}
1273 };
1274
1275 static void pci_for_each_device_under_bus(PCIBus *bus,
1276 void (*fn)(PCIBus *b, PCIDevice *d))
1277 {
1278 PCIDevice *d;
1279 int devfn;
1280
1281 for(devfn = 0; devfn < ARRAY_SIZE(bus->devices); devfn++) {
1282 d = bus->devices[devfn];
1283 if (d) {
1284 fn(bus, d);
1285 }
1286 }
1287 }
1288
1289 void pci_for_each_device(PCIBus *bus, int bus_num,
1290 void (*fn)(PCIBus *b, PCIDevice *d))
1291 {
1292 bus = pci_find_bus(bus, bus_num);
1293
1294 if (bus) {
1295 pci_for_each_device_under_bus(bus, fn);
1296 }
1297 }
1298
1299 static void pci_device_print(Monitor *mon, QDict *device)
1300 {
1301 QDict *qdict;
1302 QListEntry *entry;
1303 uint64_t addr, size;
1304
1305 monitor_printf(mon, " Bus %2" PRId64 ", ", qdict_get_int(device, "bus"));
1306 monitor_printf(mon, "device %3" PRId64 ", function %" PRId64 ":\n",
1307 qdict_get_int(device, "slot"),
1308 qdict_get_int(device, "function"));
1309 monitor_printf(mon, " ");
1310
1311 qdict = qdict_get_qdict(device, "class_info");
1312 if (qdict_haskey(qdict, "desc")) {
1313 monitor_printf(mon, "%s", qdict_get_str(qdict, "desc"));
1314 } else {
1315 monitor_printf(mon, "Class %04" PRId64, qdict_get_int(qdict, "class"));
1316 }
1317
1318 qdict = qdict_get_qdict(device, "id");
1319 monitor_printf(mon, ": PCI device %04" PRIx64 ":%04" PRIx64 "\n",
1320 qdict_get_int(qdict, "device"),
1321 qdict_get_int(qdict, "vendor"));
1322
1323 if (qdict_haskey(device, "irq")) {
1324 monitor_printf(mon, " IRQ %" PRId64 ".\n",
1325 qdict_get_int(device, "irq"));
1326 }
1327
1328 if (qdict_haskey(device, "pci_bridge")) {
1329 QDict *info;
1330
1331 qdict = qdict_get_qdict(device, "pci_bridge");
1332
1333 info = qdict_get_qdict(qdict, "bus");
1334 monitor_printf(mon, " BUS %" PRId64 ".\n",
1335 qdict_get_int(info, "number"));
1336 monitor_printf(mon, " secondary bus %" PRId64 ".\n",
1337 qdict_get_int(info, "secondary"));
1338 monitor_printf(mon, " subordinate bus %" PRId64 ".\n",
1339 qdict_get_int(info, "subordinate"));
1340
1341 info = qdict_get_qdict(qdict, "io_range");
1342 monitor_printf(mon, " IO range [0x%04"PRIx64", 0x%04"PRIx64"]\n",
1343 qdict_get_int(info, "base"),
1344 qdict_get_int(info, "limit"));
1345
1346 info = qdict_get_qdict(qdict, "memory_range");
1347 monitor_printf(mon,
1348 " memory range [0x%08"PRIx64", 0x%08"PRIx64"]\n",
1349 qdict_get_int(info, "base"),
1350 qdict_get_int(info, "limit"));
1351
1352 info = qdict_get_qdict(qdict, "prefetchable_range");
1353 monitor_printf(mon, " prefetchable memory range "
1354 "[0x%08"PRIx64", 0x%08"PRIx64"]\n",
1355 qdict_get_int(info, "base"),
1356 qdict_get_int(info, "limit"));
1357 }
1358
1359 QLIST_FOREACH_ENTRY(qdict_get_qlist(device, "regions"), entry) {
1360 qdict = qobject_to_qdict(qlist_entry_obj(entry));
1361 monitor_printf(mon, " BAR%d: ", (int) qdict_get_int(qdict, "bar"));
1362
1363 addr = qdict_get_int(qdict, "address");
1364 size = qdict_get_int(qdict, "size");
1365
1366 if (!strcmp(qdict_get_str(qdict, "type"), "io")) {
1367 monitor_printf(mon, "I/O at 0x%04"FMT_PCIBUS
1368 " [0x%04"FMT_PCIBUS"].\n",
1369 addr, addr + size - 1);
1370 } else {
1371 monitor_printf(mon, "%d bit%s memory at 0x%08"FMT_PCIBUS
1372 " [0x%08"FMT_PCIBUS"].\n",
1373 qdict_get_bool(qdict, "mem_type_64") ? 64 : 32,
1374 qdict_get_bool(qdict, "prefetch") ?
1375 " prefetchable" : "", addr, addr + size - 1);
1376 }
1377 }
1378
1379 monitor_printf(mon, " id \"%s\"\n", qdict_get_str(device, "qdev_id"));
1380
1381 if (qdict_haskey(device, "pci_bridge")) {
1382 qdict = qdict_get_qdict(device, "pci_bridge");
1383 if (qdict_haskey(qdict, "devices")) {
1384 QListEntry *dev;
1385 QLIST_FOREACH_ENTRY(qdict_get_qlist(qdict, "devices"), dev) {
1386 pci_device_print(mon, qobject_to_qdict(qlist_entry_obj(dev)));
1387 }
1388 }
1389 }
1390 }
1391
1392 void do_pci_info_print(Monitor *mon, const QObject *data)
1393 {
1394 QListEntry *bus, *dev;
1395
1396 QLIST_FOREACH_ENTRY(qobject_to_qlist(data), bus) {
1397 QDict *qdict = qobject_to_qdict(qlist_entry_obj(bus));
1398 QLIST_FOREACH_ENTRY(qdict_get_qlist(qdict, "devices"), dev) {
1399 pci_device_print(mon, qobject_to_qdict(qlist_entry_obj(dev)));
1400 }
1401 }
1402 }
1403
1404 static QObject *pci_get_dev_class(const PCIDevice *dev)
1405 {
1406 int class;
1407 const pci_class_desc *desc;
1408
1409 class = pci_get_word(dev->config + PCI_CLASS_DEVICE);
1410 desc = pci_class_descriptions;
1411 while (desc->desc && class != desc->class)
1412 desc++;
1413
1414 if (desc->desc) {
1415 return qobject_from_jsonf("{ 'desc': %s, 'class': %d }",
1416 desc->desc, class);
1417 } else {
1418 return qobject_from_jsonf("{ 'class': %d }", class);
1419 }
1420 }
1421
1422 static QObject *pci_get_dev_id(const PCIDevice *dev)
1423 {
1424 return qobject_from_jsonf("{ 'device': %d, 'vendor': %d }",
1425 pci_get_word(dev->config + PCI_VENDOR_ID),
1426 pci_get_word(dev->config + PCI_DEVICE_ID));
1427 }
1428
1429 static QObject *pci_get_regions_list(const PCIDevice *dev)
1430 {
1431 int i;
1432 QList *regions_list;
1433
1434 regions_list = qlist_new();
1435
1436 for (i = 0; i < PCI_NUM_REGIONS; i++) {
1437 QObject *obj;
1438 const PCIIORegion *r = &dev->io_regions[i];
1439
1440 if (!r->size) {
1441 continue;
1442 }
1443
1444 if (r->type & PCI_BASE_ADDRESS_SPACE_IO) {
1445 obj = qobject_from_jsonf("{ 'bar': %d, 'type': 'io', "
1446 "'address': %" PRId64 ", "
1447 "'size': %" PRId64 " }",
1448 i, r->addr, r->size);
1449 } else {
1450 int mem_type_64 = r->type & PCI_BASE_ADDRESS_MEM_TYPE_64;
1451
1452 obj = qobject_from_jsonf("{ 'bar': %d, 'type': 'memory', "
1453 "'mem_type_64': %i, 'prefetch': %i, "
1454 "'address': %" PRId64 ", "
1455 "'size': %" PRId64 " }",
1456 i, mem_type_64,
1457 r->type & PCI_BASE_ADDRESS_MEM_PREFETCH,
1458 r->addr, r->size);
1459 }
1460
1461 qlist_append_obj(regions_list, obj);
1462 }
1463
1464 return QOBJECT(regions_list);
1465 }
1466
1467 static QObject *pci_get_devices_list(PCIBus *bus, int bus_num);
1468
1469 static QObject *pci_get_dev_dict(PCIDevice *dev, PCIBus *bus, int bus_num)
1470 {
1471 uint8_t type;
1472 QObject *obj;
1473
1474 obj = qobject_from_jsonf("{ 'bus': %d, 'slot': %d, 'function': %d," "'class_info': %p, 'id': %p, 'regions': %p,"
1475 " 'qdev_id': %s }",
1476 bus_num,
1477 PCI_SLOT(dev->devfn), PCI_FUNC(dev->devfn),
1478 pci_get_dev_class(dev), pci_get_dev_id(dev),
1479 pci_get_regions_list(dev),
1480 dev->qdev.id ? dev->qdev.id : "");
1481
1482 if (dev->config[PCI_INTERRUPT_PIN] != 0) {
1483 QDict *qdict = qobject_to_qdict(obj);
1484 qdict_put(qdict, "irq", qint_from_int(dev->config[PCI_INTERRUPT_LINE]));
1485 }
1486
1487 type = dev->config[PCI_HEADER_TYPE] & ~PCI_HEADER_TYPE_MULTI_FUNCTION;
1488 if (type == PCI_HEADER_TYPE_BRIDGE) {
1489 QDict *qdict;
1490 QObject *pci_bridge;
1491
1492 pci_bridge = qobject_from_jsonf("{ 'bus': "
1493 "{ 'number': %d, 'secondary': %d, 'subordinate': %d }, "
1494 "'io_range': { 'base': %" PRId64 ", 'limit': %" PRId64 "}, "
1495 "'memory_range': { 'base': %" PRId64 ", 'limit': %" PRId64 "}, "
1496 "'prefetchable_range': { 'base': %" PRId64 ", 'limit': %" PRId64 "} }",
1497 dev->config[PCI_PRIMARY_BUS], dev->config[PCI_SECONDARY_BUS],
1498 dev->config[PCI_SUBORDINATE_BUS],
1499 pci_bridge_get_base(dev, PCI_BASE_ADDRESS_SPACE_IO),
1500 pci_bridge_get_limit(dev, PCI_BASE_ADDRESS_SPACE_IO),
1501 pci_bridge_get_base(dev, PCI_BASE_ADDRESS_SPACE_MEMORY),
1502 pci_bridge_get_limit(dev, PCI_BASE_ADDRESS_SPACE_MEMORY),
1503 pci_bridge_get_base(dev, PCI_BASE_ADDRESS_SPACE_MEMORY |
1504 PCI_BASE_ADDRESS_MEM_PREFETCH),
1505 pci_bridge_get_limit(dev, PCI_BASE_ADDRESS_SPACE_MEMORY |
1506 PCI_BASE_ADDRESS_MEM_PREFETCH));
1507
1508 if (dev->config[PCI_SECONDARY_BUS] != 0) {
1509 PCIBus *child_bus = pci_find_bus(bus, dev->config[PCI_SECONDARY_BUS]);
1510
1511 if (child_bus) {
1512 qdict = qobject_to_qdict(pci_bridge);
1513 qdict_put_obj(qdict, "devices",
1514 pci_get_devices_list(child_bus,
1515 dev->config[PCI_SECONDARY_BUS]));
1516 }
1517 }
1518 qdict = qobject_to_qdict(obj);
1519 qdict_put_obj(qdict, "pci_bridge", pci_bridge);
1520 }
1521
1522 return obj;
1523 }
1524
1525 static QObject *pci_get_devices_list(PCIBus *bus, int bus_num)
1526 {
1527 int devfn;
1528 PCIDevice *dev;
1529 QList *dev_list;
1530
1531 dev_list = qlist_new();
1532
1533 for (devfn = 0; devfn < ARRAY_SIZE(bus->devices); devfn++) {
1534 dev = bus->devices[devfn];
1535 if (dev) {
1536 qlist_append_obj(dev_list, pci_get_dev_dict(dev, bus, bus_num));
1537 }
1538 }
1539
1540 return QOBJECT(dev_list);
1541 }
1542
1543 static QObject *pci_get_bus_dict(PCIBus *bus, int bus_num)
1544 {
1545 bus = pci_find_bus(bus, bus_num);
1546 if (bus) {
1547 return qobject_from_jsonf("{ 'bus': %d, 'devices': %p }",
1548 bus_num, pci_get_devices_list(bus, bus_num));
1549 }
1550
1551 return NULL;
1552 }
1553
1554 void do_pci_info(Monitor *mon, QObject **ret_data)
1555 {
1556 QList *bus_list;
1557 struct PCIHostBus *host;
1558
1559 bus_list = qlist_new();
1560
1561 QLIST_FOREACH(host, &host_buses, next) {
1562 QObject *obj = pci_get_bus_dict(host->bus, 0);
1563 if (obj) {
1564 qlist_append_obj(bus_list, obj);
1565 }
1566 }
1567
1568 *ret_data = QOBJECT(bus_list);
1569 }
1570
1571 static const char * const pci_nic_models[] = {
1572 "ne2k_pci",
1573 "i82551",
1574 "i82557b",
1575 "i82559er",
1576 "rtl8139",
1577 "e1000",
1578 "pcnet",
1579 "virtio",
1580 NULL
1581 };
1582
1583 static const char * const pci_nic_names[] = {
1584 "ne2k_pci",
1585 "i82551",
1586 "i82557b",
1587 "i82559er",
1588 "rtl8139",
1589 "e1000",
1590 "pcnet",
1591 "virtio-net-pci",
1592 NULL
1593 };
1594
1595 /* Initialize a PCI NIC. */
1596 /* FIXME callers should check for failure, but don't */
1597 PCIDevice *pci_nic_init(NICInfo *nd, const char *default_model,
1598 const char *default_devaddr)
1599 {
1600 const char *devaddr = nd->devaddr ? nd->devaddr : default_devaddr;
1601 PCIBus *bus;
1602 int devfn;
1603 PCIDevice *pci_dev;
1604 DeviceState *dev;
1605 int i;
1606
1607 i = qemu_find_nic_model(nd, pci_nic_models, default_model);
1608 if (i < 0)
1609 return NULL;
1610
1611 bus = pci_get_bus_devfn(&devfn, devaddr);
1612 if (!bus) {
1613 error_report("Invalid PCI device address %s for device %s",
1614 devaddr, pci_nic_names[i]);
1615 return NULL;
1616 }
1617
1618 pci_dev = pci_create(bus, devfn, pci_nic_names[i]);
1619 dev = &pci_dev->qdev;
1620 qdev_set_nic_properties(dev, nd);
1621 if (qdev_init(dev) < 0)
1622 return NULL;
1623 return pci_dev;
1624 }
1625
1626 PCIDevice *pci_nic_init_nofail(NICInfo *nd, const char *default_model,
1627 const char *default_devaddr)
1628 {
1629 PCIDevice *res;
1630
1631 if (qemu_show_nic_models(nd->model, pci_nic_models))
1632 exit(0);
1633
1634 res = pci_nic_init(nd, default_model, default_devaddr);
1635 if (!res)
1636 exit(1);
1637 return res;
1638 }
1639
1640 static void pci_bridge_update_mappings_fn(PCIBus *b, PCIDevice *d)
1641 {
1642 pci_update_mappings(d);
1643 }
1644
1645 void pci_bridge_update_mappings(PCIBus *b)
1646 {
1647 PCIBus *child;
1648
1649 pci_for_each_device_under_bus(b, pci_bridge_update_mappings_fn);
1650
1651 QLIST_FOREACH(child, &b->child, sibling) {
1652 pci_bridge_update_mappings(child);
1653 }
1654 }
1655
1656 /* Whether a given bus number is in range of the secondary
1657 * bus of the given bridge device. */
1658 static bool pci_secondary_bus_in_range(PCIDevice *dev, int bus_num)
1659 {
1660 return !(pci_get_word(dev->config + PCI_BRIDGE_CONTROL) &
1661 PCI_BRIDGE_CTL_BUS_RESET) /* Don't walk the bus if it's reset. */ &&
1662 dev->config[PCI_SECONDARY_BUS] < bus_num &&
1663 bus_num <= dev->config[PCI_SUBORDINATE_BUS];
1664 }
1665
1666 PCIBus *pci_find_bus(PCIBus *bus, int bus_num)
1667 {
1668 PCIBus *sec;
1669
1670 if (!bus) {
1671 return NULL;
1672 }
1673
1674 if (pci_bus_num(bus) == bus_num) {
1675 return bus;
1676 }
1677
1678 /* Consider all bus numbers in range for the host pci bridge. */
1679 if (bus->parent_dev &&
1680 !pci_secondary_bus_in_range(bus->parent_dev, bus_num)) {
1681 return NULL;
1682 }
1683
1684 /* try child bus */
1685 for (; bus; bus = sec) {
1686 QLIST_FOREACH(sec, &bus->child, sibling) {
1687 assert(sec->parent_dev);
1688 if (sec->parent_dev->config[PCI_SECONDARY_BUS] == bus_num) {
1689 return sec;
1690 }
1691 if (pci_secondary_bus_in_range(sec->parent_dev, bus_num)) {
1692 break;
1693 }
1694 }
1695 }
1696
1697 return NULL;
1698 }
1699
1700 PCIDevice *pci_find_device(PCIBus *bus, int bus_num, uint8_t devfn)
1701 {
1702 bus = pci_find_bus(bus, bus_num);
1703
1704 if (!bus)
1705 return NULL;
1706
1707 return bus->devices[devfn];
1708 }
1709
1710 static int pci_qdev_init(DeviceState *qdev, DeviceInfo *base)
1711 {
1712 PCIDevice *pci_dev = (PCIDevice *)qdev;
1713 PCIDeviceInfo *info = container_of(base, PCIDeviceInfo, qdev);
1714 PCIBus *bus;
1715 int rc;
1716 bool is_default_rom;
1717
1718 /* initialize cap_present for pci_is_express() and pci_config_size() */
1719 if (info->is_express) {
1720 pci_dev->cap_present |= QEMU_PCI_CAP_EXPRESS;
1721 }
1722
1723 bus = FROM_QBUS(PCIBus, qdev_get_parent_bus(qdev));
1724 pci_dev = do_pci_register_device(pci_dev, bus, base->name,
1725 pci_dev->devfn, info);
1726 if (pci_dev == NULL)
1727 return -1;
1728 if (qdev->hotplugged && info->no_hotplug) {
1729 qerror_report(QERR_DEVICE_NO_HOTPLUG, info->qdev.name);
1730 do_pci_unregister_device(pci_dev);
1731 return -1;
1732 }
1733 if (info->init) {
1734 rc = info->init(pci_dev);
1735 if (rc != 0) {
1736 do_pci_unregister_device(pci_dev);
1737 return rc;
1738 }
1739 }
1740
1741 /* rom loading */
1742 is_default_rom = false;
1743 if (pci_dev->romfile == NULL && info->romfile != NULL) {
1744 pci_dev->romfile = qemu_strdup(info->romfile);
1745 is_default_rom = true;
1746 }
1747 pci_add_option_rom(pci_dev, is_default_rom);
1748
1749 if (bus->hotplug) {
1750 /* Let buses differentiate between hotplug and when device is
1751 * enabled during qemu machine creation. */
1752 rc = bus->hotplug(bus->hotplug_qdev, pci_dev,
1753 qdev->hotplugged ? PCI_HOTPLUG_ENABLED:
1754 PCI_COLDPLUG_ENABLED);
1755 if (rc != 0) {
1756 int r = pci_unregister_device(&pci_dev->qdev);
1757 assert(!r);
1758 return rc;
1759 }
1760 }
1761 return 0;
1762 }
1763
1764 static int pci_unplug_device(DeviceState *qdev)
1765 {
1766 PCIDevice *dev = DO_UPCAST(PCIDevice, qdev, qdev);
1767 PCIDeviceInfo *info = container_of(qdev->info, PCIDeviceInfo, qdev);
1768
1769 if (info->no_hotplug) {
1770 qerror_report(QERR_DEVICE_NO_HOTPLUG, info->qdev.name);
1771 return -1;
1772 }
1773 return dev->bus->hotplug(dev->bus->hotplug_qdev, dev,
1774 PCI_HOTPLUG_DISABLED);
1775 }
1776
1777 void pci_qdev_register(PCIDeviceInfo *info)
1778 {
1779 info->qdev.init = pci_qdev_init;
1780 info->qdev.unplug = pci_unplug_device;
1781 info->qdev.exit = pci_unregister_device;
1782 info->qdev.bus_info = &pci_bus_info;
1783 qdev_register(&info->qdev);
1784 }
1785
1786 void pci_qdev_register_many(PCIDeviceInfo *info)
1787 {
1788 while (info->qdev.name) {
1789 pci_qdev_register(info);
1790 info++;
1791 }
1792 }
1793
1794 PCIDevice *pci_create_multifunction(PCIBus *bus, int devfn, bool multifunction,
1795 const char *name)
1796 {
1797 DeviceState *dev;
1798
1799 dev = qdev_create(&bus->qbus, name);
1800 qdev_prop_set_uint32(dev, "addr", devfn);
1801 qdev_prop_set_bit(dev, "multifunction", multifunction);
1802 return DO_UPCAST(PCIDevice, qdev, dev);
1803 }
1804
1805 PCIDevice *pci_try_create_multifunction(PCIBus *bus, int devfn,
1806 bool multifunction,
1807 const char *name)
1808 {
1809 DeviceState *dev;
1810
1811 dev = qdev_try_create(&bus->qbus, name);
1812 if (!dev) {
1813 return NULL;
1814 }
1815 qdev_prop_set_uint32(dev, "addr", devfn);
1816 qdev_prop_set_bit(dev, "multifunction", multifunction);
1817 return DO_UPCAST(PCIDevice, qdev, dev);
1818 }
1819
1820 PCIDevice *pci_create_simple_multifunction(PCIBus *bus, int devfn,
1821 bool multifunction,
1822 const char *name)
1823 {
1824 PCIDevice *dev = pci_create_multifunction(bus, devfn, multifunction, name);
1825 qdev_init_nofail(&dev->qdev);
1826 return dev;
1827 }
1828
1829 PCIDevice *pci_create(PCIBus *bus, int devfn, const char *name)
1830 {
1831 return pci_create_multifunction(bus, devfn, false, name);
1832 }
1833
1834 PCIDevice *pci_create_simple(PCIBus *bus, int devfn, const char *name)
1835 {
1836 return pci_create_simple_multifunction(bus, devfn, false, name);
1837 }
1838
1839 PCIDevice *pci_try_create(PCIBus *bus, int devfn, const char *name)
1840 {
1841 return pci_try_create_multifunction(bus, devfn, false, name);
1842 }
1843
1844 static int pci_find_space(PCIDevice *pdev, uint8_t size)
1845 {
1846 int config_size = pci_config_size(pdev);
1847 int offset = PCI_CONFIG_HEADER_SIZE;
1848 int i;
1849 for (i = PCI_CONFIG_HEADER_SIZE; i < config_size; ++i)
1850 if (pdev->used[i])
1851 offset = i + 1;
1852 else if (i - offset + 1 == size)
1853 return offset;
1854 return 0;
1855 }
1856
1857 static uint8_t pci_find_capability_list(PCIDevice *pdev, uint8_t cap_id,
1858 uint8_t *prev_p)
1859 {
1860 uint8_t next, prev;
1861
1862 if (!(pdev->config[PCI_STATUS] & PCI_STATUS_CAP_LIST))
1863 return 0;
1864
1865 for (prev = PCI_CAPABILITY_LIST; (next = pdev->config[prev]);
1866 prev = next + PCI_CAP_LIST_NEXT)
1867 if (pdev->config[next + PCI_CAP_LIST_ID] == cap_id)
1868 break;
1869
1870 if (prev_p)
1871 *prev_p = prev;
1872 return next;
1873 }
1874
1875 static void pci_map_option_rom(PCIDevice *pdev, int region_num, pcibus_t addr, pcibus_t size, int type)
1876 {
1877 cpu_register_physical_memory(addr, size, pdev->rom_offset);
1878 }
1879
1880 /* Patch the PCI vendor and device ids in a PCI rom image if necessary.
1881 This is needed for an option rom which is used for more than one device. */
1882 static void pci_patch_ids(PCIDevice *pdev, uint8_t *ptr, int size)
1883 {
1884 uint16_t vendor_id;
1885 uint16_t device_id;
1886 uint16_t rom_vendor_id;
1887 uint16_t rom_device_id;
1888 uint16_t rom_magic;
1889 uint16_t pcir_offset;
1890 uint8_t checksum;
1891
1892 /* Words in rom data are little endian (like in PCI configuration),
1893 so they can be read / written with pci_get_word / pci_set_word. */
1894
1895 /* Only a valid rom will be patched. */
1896 rom_magic = pci_get_word(ptr);
1897 if (rom_magic != 0xaa55) {
1898 PCI_DPRINTF("Bad ROM magic %04x\n", rom_magic);
1899 return;
1900 }
1901 pcir_offset = pci_get_word(ptr + 0x18);
1902 if (pcir_offset + 8 >= size || memcmp(ptr + pcir_offset, "PCIR", 4)) {
1903 PCI_DPRINTF("Bad PCIR offset 0x%x or signature\n", pcir_offset);
1904 return;
1905 }
1906
1907 vendor_id = pci_get_word(pdev->config + PCI_VENDOR_ID);
1908 device_id = pci_get_word(pdev->config + PCI_DEVICE_ID);
1909 rom_vendor_id = pci_get_word(ptr + pcir_offset + 4);
1910 rom_device_id = pci_get_word(ptr + pcir_offset + 6);
1911
1912 PCI_DPRINTF("%s: ROM id %04x%04x / PCI id %04x%04x\n", pdev->romfile,
1913 vendor_id, device_id, rom_vendor_id, rom_device_id);
1914
1915 checksum = ptr[6];
1916
1917 if (vendor_id != rom_vendor_id) {
1918 /* Patch vendor id and checksum (at offset 6 for etherboot roms). */
1919 checksum += (uint8_t)rom_vendor_id + (uint8_t)(rom_vendor_id >> 8);
1920 checksum -= (uint8_t)vendor_id + (uint8_t)(vendor_id >> 8);
1921 PCI_DPRINTF("ROM checksum %02x / %02x\n", ptr[6], checksum);
1922 ptr[6] = checksum;
1923 pci_set_word(ptr + pcir_offset + 4, vendor_id);
1924 }
1925
1926 if (device_id != rom_device_id) {
1927 /* Patch device id and checksum (at offset 6 for etherboot roms). */
1928 checksum += (uint8_t)rom_device_id + (uint8_t)(rom_device_id >> 8);
1929 checksum -= (uint8_t)device_id + (uint8_t)(device_id >> 8);
1930 PCI_DPRINTF("ROM checksum %02x / %02x\n", ptr[6], checksum);
1931 ptr[6] = checksum;
1932 pci_set_word(ptr + pcir_offset + 6, device_id);
1933 }
1934 }
1935
1936 /* Add an option rom for the device */
1937 static int pci_add_option_rom(PCIDevice *pdev, bool is_default_rom)
1938 {
1939 int size;
1940 char *path;
1941 void *ptr;
1942 char name[32];
1943
1944 if (!pdev->romfile)
1945 return 0;
1946 if (strlen(pdev->romfile) == 0)
1947 return 0;
1948
1949 if (!pdev->rom_bar) {
1950 /*
1951 * Load rom via fw_cfg instead of creating a rom bar,
1952 * for 0.11 compatibility.
1953 */
1954 int class = pci_get_word(pdev->config + PCI_CLASS_DEVICE);
1955 if (class == 0x0300) {
1956 rom_add_vga(pdev->romfile);
1957 } else {
1958 rom_add_option(pdev->romfile, -1);
1959 }
1960 return 0;
1961 }
1962
1963 path = qemu_find_file(QEMU_FILE_TYPE_BIOS, pdev->romfile);
1964 if (path == NULL) {
1965 path = qemu_strdup(pdev->romfile);
1966 }
1967
1968 size = get_image_size(path);
1969 if (size < 0) {
1970 error_report("%s: failed to find romfile \"%s\"",
1971 __FUNCTION__, pdev->romfile);
1972 qemu_free(path);
1973 return -1;
1974 }
1975 if (size & (size - 1)) {
1976 size = 1 << qemu_fls(size);
1977 }
1978
1979 if (pdev->qdev.info->vmsd)
1980 snprintf(name, sizeof(name), "%s.rom", pdev->qdev.info->vmsd->name);
1981 else
1982 snprintf(name, sizeof(name), "%s.rom", pdev->qdev.info->name);
1983 pdev->rom_offset = qemu_ram_alloc(&pdev->qdev, name, size);
1984
1985 ptr = qemu_get_ram_ptr(pdev->rom_offset);
1986 load_image(path, ptr);
1987 qemu_free(path);
1988
1989 if (is_default_rom) {
1990 /* Only the default rom images will be patched (if needed). */
1991 pci_patch_ids(pdev, ptr, size);
1992 }
1993
1994 qemu_put_ram_ptr(ptr);
1995
1996 pci_register_bar(pdev, PCI_ROM_SLOT, size,
1997 0, pci_map_option_rom);
1998
1999 return 0;
2000 }
2001
2002 static void pci_del_option_rom(PCIDevice *pdev)
2003 {
2004 if (!pdev->rom_offset)
2005 return;
2006
2007 qemu_ram_free(pdev->rom_offset);
2008 pdev->rom_offset = 0;
2009 }
2010
2011 /*
2012 * if !offset
2013 * Reserve space and add capability to the linked list in pci config space
2014 *
2015 * if offset = 0,
2016 * Find and reserve space and add capability to the linked list
2017 * in pci config space */
2018 int pci_add_capability(PCIDevice *pdev, uint8_t cap_id,
2019 uint8_t offset, uint8_t size)
2020 {
2021 uint8_t *config;
2022 if (!offset) {
2023 offset = pci_find_space(pdev, size);
2024 if (!offset) {
2025 return -ENOSPC;
2026 }
2027 }
2028
2029 config = pdev->config + offset;
2030 config[PCI_CAP_LIST_ID] = cap_id;
2031 config[PCI_CAP_LIST_NEXT] = pdev->config[PCI_CAPABILITY_LIST];
2032 pdev->config[PCI_CAPABILITY_LIST] = offset;
2033 pdev->config[PCI_STATUS] |= PCI_STATUS_CAP_LIST;
2034 memset(pdev->used + offset, 0xFF, size);
2035 /* Make capability read-only by default */
2036 memset(pdev->wmask + offset, 0, size);
2037 /* Check capability by default */
2038 memset(pdev->cmask + offset, 0xFF, size);
2039 return offset;
2040 }
2041
2042 /* Unlink capability from the pci config space. */
2043 void pci_del_capability(PCIDevice *pdev, uint8_t cap_id, uint8_t size)
2044 {
2045 uint8_t prev, offset = pci_find_capability_list(pdev, cap_id, &prev);
2046 if (!offset)
2047 return;
2048 pdev->config[prev] = pdev->config[offset + PCI_CAP_LIST_NEXT];
2049 /* Make capability writable again */
2050 memset(pdev->wmask + offset, 0xff, size);
2051 memset(pdev->w1cmask + offset, 0, size);
2052 /* Clear cmask as device-specific registers can't be checked */
2053 memset(pdev->cmask + offset, 0, size);
2054 memset(pdev->used + offset, 0, size);
2055
2056 if (!pdev->config[PCI_CAPABILITY_LIST])
2057 pdev->config[PCI_STATUS] &= ~PCI_STATUS_CAP_LIST;
2058 }
2059
2060 /* Reserve space for capability at a known offset (to call after load). */
2061 void pci_reserve_capability(PCIDevice *pdev, uint8_t offset, uint8_t size)
2062 {
2063 memset(pdev->used + offset, 0xff, size);
2064 }
2065
2066 uint8_t pci_find_capability(PCIDevice *pdev, uint8_t cap_id)
2067 {
2068 return pci_find_capability_list(pdev, cap_id, NULL);
2069 }
2070
2071 static void pcibus_dev_print(Monitor *mon, DeviceState *dev, int indent)
2072 {
2073 PCIDevice *d = (PCIDevice *)dev;
2074 const pci_class_desc *desc;
2075 char ctxt[64];
2076 PCIIORegion *r;
2077 int i, class;
2078
2079 class = pci_get_word(d->config + PCI_CLASS_DEVICE);
2080 desc = pci_class_descriptions;
2081 while (desc->desc && class != desc->class)
2082 desc++;
2083 if (desc->desc) {
2084 snprintf(ctxt, sizeof(ctxt), "%s", desc->desc);
2085 } else {
2086 snprintf(ctxt, sizeof(ctxt), "Class %04x", class);
2087 }
2088
2089 monitor_printf(mon, "%*sclass %s, addr %02x:%02x.%x, "
2090 "pci id %04x:%04x (sub %04x:%04x)\n",
2091 indent, "", ctxt, pci_bus_num(d->bus),
2092 PCI_SLOT(d->devfn), PCI_FUNC(d->devfn),
2093 pci_get_word(d->config + PCI_VENDOR_ID),
2094 pci_get_word(d->config + PCI_DEVICE_ID),
2095 pci_get_word(d->config + PCI_SUBSYSTEM_VENDOR_ID),
2096 pci_get_word(d->config + PCI_SUBSYSTEM_ID));
2097 for (i = 0; i < PCI_NUM_REGIONS; i++) {
2098 r = &d->io_regions[i];
2099 if (!r->size)
2100 continue;
2101 monitor_printf(mon, "%*sbar %d: %s at 0x%"FMT_PCIBUS
2102 " [0x%"FMT_PCIBUS"]\n",
2103 indent, "",
2104 i, r->type & PCI_BASE_ADDRESS_SPACE_IO ? "i/o" : "mem",
2105 r->addr, r->addr + r->size - 1);
2106 }
2107 }
2108
2109 static char *pci_dev_fw_name(DeviceState *dev, char *buf, int len)
2110 {
2111 PCIDevice *d = (PCIDevice *)dev;
2112 const char *name = NULL;
2113 const pci_class_desc *desc = pci_class_descriptions;
2114 int class = pci_get_word(d->config + PCI_CLASS_DEVICE);
2115
2116 while (desc->desc &&
2117 (class & ~desc->fw_ign_bits) !=
2118 (desc->class & ~desc->fw_ign_bits)) {
2119 desc++;
2120 }
2121
2122 if (desc->desc) {
2123 name = desc->fw_name;
2124 }
2125
2126 if (name) {
2127 pstrcpy(buf, len, name);
2128 } else {
2129 snprintf(buf, len, "pci%04x,%04x",
2130 pci_get_word(d->config + PCI_VENDOR_ID),
2131 pci_get_word(d->config + PCI_DEVICE_ID));
2132 }
2133
2134 return buf;
2135 }
2136
2137 static char *pcibus_get_fw_dev_path(DeviceState *dev)
2138 {
2139 PCIDevice *d = (PCIDevice *)dev;
2140 char path[50], name[33];
2141 int off;
2142
2143 off = snprintf(path, sizeof(path), "%s@%x",
2144 pci_dev_fw_name(dev, name, sizeof name),
2145 PCI_SLOT(d->devfn));
2146 if (PCI_FUNC(d->devfn))
2147 snprintf(path + off, sizeof(path) + off, ",%x", PCI_FUNC(d->devfn));
2148 return strdup(path);
2149 }
2150
2151 static char *pcibus_get_dev_path(DeviceState *dev)
2152 {
2153 PCIDevice *d = container_of(dev, PCIDevice, qdev);
2154 PCIDevice *t;
2155 int slot_depth;
2156 /* Path format: Domain:00:Slot.Function:Slot.Function....:Slot.Function.
2157 * 00 is added here to make this format compatible with
2158 * domain:Bus:Slot.Func for systems without nested PCI bridges.
2159 * Slot.Function list specifies the slot and function numbers for all
2160 * devices on the path from root to the specific device. */
2161 char domain[] = "DDDD:00";
2162 char slot[] = ":SS.F";
2163 int domain_len = sizeof domain - 1 /* For '\0' */;
2164 int slot_len = sizeof slot - 1 /* For '\0' */;
2165 int path_len;
2166 char *path, *p;
2167 int s;
2168
2169 /* Calculate # of slots on path between device and root. */;
2170 slot_depth = 0;
2171 for (t = d; t; t = t->bus->parent_dev) {
2172 ++slot_depth;
2173 }
2174
2175 path_len = domain_len + slot_len * slot_depth;
2176
2177 /* Allocate memory, fill in the terminating null byte. */
2178 path = qemu_malloc(path_len + 1 /* For '\0' */);
2179 path[path_len] = '\0';
2180
2181 /* First field is the domain. */
2182 s = snprintf(domain, sizeof domain, "%04x:00", pci_find_domain(d->bus));
2183 assert(s == domain_len);
2184 memcpy(path, domain, domain_len);
2185
2186 /* Fill in slot numbers. We walk up from device to root, so need to print
2187 * them in the reverse order, last to first. */
2188 p = path + path_len;
2189 for (t = d; t; t = t->bus->parent_dev) {
2190 p -= slot_len;
2191 s = snprintf(slot, sizeof slot, ":%02x.%x",
2192 PCI_SLOT(t->devfn), PCI_FUNC(t->devfn));
2193 assert(s == slot_len);
2194 memcpy(p, slot, slot_len);
2195 }
2196
2197 return path;
2198 }
2199
2200 static int pci_qdev_find_recursive(PCIBus *bus,
2201 const char *id, PCIDevice **pdev)
2202 {
2203 DeviceState *qdev = qdev_find_recursive(&bus->qbus, id);
2204 if (!qdev) {
2205 return -ENODEV;
2206 }
2207
2208 /* roughly check if given qdev is pci device */
2209 if (qdev->info->init == &pci_qdev_init &&
2210 qdev->parent_bus->info == &pci_bus_info) {
2211 *pdev = DO_UPCAST(PCIDevice, qdev, qdev);
2212 return 0;
2213 }
2214 return -EINVAL;
2215 }
2216
2217 int pci_qdev_find_device(const char *id, PCIDevice **pdev)
2218 {
2219 struct PCIHostBus *host;
2220 int rc = -ENODEV;
2221
2222 QLIST_FOREACH(host, &host_buses, next) {
2223 int tmp = pci_qdev_find_recursive(host->bus, id, pdev);
2224 if (!tmp) {
2225 rc = 0;
2226 break;
2227 }
2228 if (tmp != -ENODEV) {
2229 rc = tmp;
2230 }
2231 }
2232
2233 return rc;
2234 }
various patches