?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
usb-hub: limit chain length
[qemu/kevin.git] / target-ppc / cpu.h
blob42c36e282972c083356d331fbf627e54b1f9b160
1 /*
2 * PowerPC emulation cpu definitions for qemu.
3 *
4 * Copyright (c) 2003-2007 Jocelyn Mayer
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
18 */
19 #if !defined (__CPU_PPC_H__)
20 #define __CPU_PPC_H__
21
22 #include "config.h"
23 #include "qemu-common.h"
24
25 //#define PPC_EMULATE_32BITS_HYPV
26
27 #if defined (TARGET_PPC64)
28 /* PowerPC 64 definitions */
29 #define TARGET_LONG_BITS 64
30 #define TARGET_PAGE_BITS 12
31
32 /* Note that the official physical address space bits is 62-M where M
33 is implementation dependent. I've not looked up M for the set of
34 cpus we emulate at the system level. */
35 #define TARGET_PHYS_ADDR_SPACE_BITS 62
36
37 /* Note that the PPC environment architecture talks about 80 bit virtual
38 addresses, with segmentation. Obviously that's not all visible to a
39 single process, which is all we're concerned with here. */
40 #ifdef TARGET_ABI32
41 # define TARGET_VIRT_ADDR_SPACE_BITS 32
42 #else
43 # define TARGET_VIRT_ADDR_SPACE_BITS 64
44 #endif
45
46 #define TARGET_PAGE_BITS_16M 24
47
48 #else /* defined (TARGET_PPC64) */
49 /* PowerPC 32 definitions */
50 #define TARGET_LONG_BITS 32
51
52 #if defined(TARGET_PPCEMB)
53 /* Specific definitions for PowerPC embedded */
54 /* BookE have 36 bits physical address space */
55 #if defined(CONFIG_USER_ONLY)
56 /* It looks like a lot of Linux programs assume page size
57 * is 4kB long. This is evil, but we have to deal with it...
58 */
59 #define TARGET_PAGE_BITS 12
60 #else /* defined(CONFIG_USER_ONLY) */
61 /* Pages can be 1 kB small */
62 #define TARGET_PAGE_BITS 10
63 #endif /* defined(CONFIG_USER_ONLY) */
64 #else /* defined(TARGET_PPCEMB) */
65 /* "standard" PowerPC 32 definitions */
66 #define TARGET_PAGE_BITS 12
67 #endif /* defined(TARGET_PPCEMB) */
68
69 #define TARGET_PHYS_ADDR_SPACE_BITS 36
70 #define TARGET_VIRT_ADDR_SPACE_BITS 32
71
72 #endif /* defined (TARGET_PPC64) */
73
74 #define CPUArchState struct CPUPPCState
75
76 #include "exec/cpu-defs.h"
77
78 #include "fpu/softfloat.h"
79
80 #define TARGET_HAS_ICE 1
81
82 #if defined (TARGET_PPC64)
83 #define ELF_MACHINE EM_PPC64
84 #else
85 #define ELF_MACHINE EM_PPC
86 #endif
87
88 /*****************************************************************************/
89 /* MMU model */
90 typedef enum powerpc_mmu_t powerpc_mmu_t;
91 enum powerpc_mmu_t {
92 POWERPC_MMU_UNKNOWN = 0x00000000,
93 /* Standard 32 bits PowerPC MMU */
94 POWERPC_MMU_32B = 0x00000001,
95 /* PowerPC 6xx MMU with software TLB */
96 POWERPC_MMU_SOFT_6xx = 0x00000002,
97 /* PowerPC 74xx MMU with software TLB */
98 POWERPC_MMU_SOFT_74xx = 0x00000003,
99 /* PowerPC 4xx MMU with software TLB */
100 POWERPC_MMU_SOFT_4xx = 0x00000004,
101 /* PowerPC 4xx MMU with software TLB and zones protections */
102 POWERPC_MMU_SOFT_4xx_Z = 0x00000005,
103 /* PowerPC MMU in real mode only */
104 POWERPC_MMU_REAL = 0x00000006,
105 /* Freescale MPC8xx MMU model */
106 POWERPC_MMU_MPC8xx = 0x00000007,
107 /* BookE MMU model */
108 POWERPC_MMU_BOOKE = 0x00000008,
109 /* BookE 2.06 MMU model */
110 POWERPC_MMU_BOOKE206 = 0x00000009,
111 /* PowerPC 601 MMU model (specific BATs format) */
112 POWERPC_MMU_601 = 0x0000000A,
113 #if defined(TARGET_PPC64)
114 #define POWERPC_MMU_64 0x00010000
115 #define POWERPC_MMU_1TSEG 0x00020000
116 #define POWERPC_MMU_AMR 0x00040000
117 /* 64 bits PowerPC MMU */
118 POWERPC_MMU_64B = POWERPC_MMU_64 | 0x00000001,
119 /* Architecture 2.06 variant */
120 POWERPC_MMU_2_06 = POWERPC_MMU_64 | POWERPC_MMU_1TSEG
121 | POWERPC_MMU_AMR | 0x00000003,
122 /* Architecture 2.06 "degraded" (no 1T segments or AMR) */
123 POWERPC_MMU_2_06d = POWERPC_MMU_64 | 0x00000003,
124 #endif /* defined(TARGET_PPC64) */
125 };
126
127 /*****************************************************************************/
128 /* Exception model */
129 typedef enum powerpc_excp_t powerpc_excp_t;
130 enum powerpc_excp_t {
131 POWERPC_EXCP_UNKNOWN = 0,
132 /* Standard PowerPC exception model */
133 POWERPC_EXCP_STD,
134 /* PowerPC 40x exception model */
135 POWERPC_EXCP_40x,
136 /* PowerPC 601 exception model */
137 POWERPC_EXCP_601,
138 /* PowerPC 602 exception model */
139 POWERPC_EXCP_602,
140 /* PowerPC 603 exception model */
141 POWERPC_EXCP_603,
142 /* PowerPC 603e exception model */
143 POWERPC_EXCP_603E,
144 /* PowerPC G2 exception model */
145 POWERPC_EXCP_G2,
146 /* PowerPC 604 exception model */
147 POWERPC_EXCP_604,
148 /* PowerPC 7x0 exception model */
149 POWERPC_EXCP_7x0,
150 /* PowerPC 7x5 exception model */
151 POWERPC_EXCP_7x5,
152 /* PowerPC 74xx exception model */
153 POWERPC_EXCP_74xx,
154 /* BookE exception model */
155 POWERPC_EXCP_BOOKE,
156 #if defined(TARGET_PPC64)
157 /* PowerPC 970 exception model */
158 POWERPC_EXCP_970,
159 /* POWER7 exception model */
160 POWERPC_EXCP_POWER7,
161 #endif /* defined(TARGET_PPC64) */
162 };
163
164 /*****************************************************************************/
165 /* Exception vectors definitions */
166 enum {
167 POWERPC_EXCP_NONE = -1,
168 /* The 64 first entries are used by the PowerPC embedded specification */
169 POWERPC_EXCP_CRITICAL = 0, /* Critical input */
170 POWERPC_EXCP_MCHECK = 1, /* Machine check exception */
171 POWERPC_EXCP_DSI = 2, /* Data storage exception */
172 POWERPC_EXCP_ISI = 3, /* Instruction storage exception */
173 POWERPC_EXCP_EXTERNAL = 4, /* External input */
174 POWERPC_EXCP_ALIGN = 5, /* Alignment exception */
175 POWERPC_EXCP_PROGRAM = 6, /* Program exception */
176 POWERPC_EXCP_FPU = 7, /* Floating-point unavailable exception */
177 POWERPC_EXCP_SYSCALL = 8, /* System call exception */
178 POWERPC_EXCP_APU = 9, /* Auxiliary processor unavailable */
179 POWERPC_EXCP_DECR = 10, /* Decrementer exception */
180 POWERPC_EXCP_FIT = 11, /* Fixed-interval timer interrupt */
181 POWERPC_EXCP_WDT = 12, /* Watchdog timer interrupt */
182 POWERPC_EXCP_DTLB = 13, /* Data TLB miss */
183 POWERPC_EXCP_ITLB = 14, /* Instruction TLB miss */
184 POWERPC_EXCP_DEBUG = 15, /* Debug interrupt */
185 /* Vectors 16 to 31 are reserved */
186 POWERPC_EXCP_SPEU = 32, /* SPE/embedded floating-point unavailable */
187 POWERPC_EXCP_EFPDI = 33, /* Embedded floating-point data interrupt */
188 POWERPC_EXCP_EFPRI = 34, /* Embedded floating-point round interrupt */
189 POWERPC_EXCP_EPERFM = 35, /* Embedded performance monitor interrupt */
190 POWERPC_EXCP_DOORI = 36, /* Embedded doorbell interrupt */
191 POWERPC_EXCP_DOORCI = 37, /* Embedded doorbell critical interrupt */
192 POWERPC_EXCP_GDOORI = 38, /* Embedded guest doorbell interrupt */
193 POWERPC_EXCP_GDOORCI = 39, /* Embedded guest doorbell critical interrupt*/
194 POWERPC_EXCP_HYPPRIV = 41, /* Embedded hypervisor priv instruction */
195 /* Vectors 42 to 63 are reserved */
196 /* Exceptions defined in the PowerPC server specification */
197 POWERPC_EXCP_RESET = 64, /* System reset exception */
198 POWERPC_EXCP_DSEG = 65, /* Data segment exception */
199 POWERPC_EXCP_ISEG = 66, /* Instruction segment exception */
200 POWERPC_EXCP_HDECR = 67, /* Hypervisor decrementer exception */
201 POWERPC_EXCP_TRACE = 68, /* Trace exception */
202 POWERPC_EXCP_HDSI = 69, /* Hypervisor data storage exception */
203 POWERPC_EXCP_HISI = 70, /* Hypervisor instruction storage exception */
204 POWERPC_EXCP_HDSEG = 71, /* Hypervisor data segment exception */
205 POWERPC_EXCP_HISEG = 72, /* Hypervisor instruction segment exception */
206 POWERPC_EXCP_VPU = 73, /* Vector unavailable exception */
207 /* 40x specific exceptions */
208 POWERPC_EXCP_PIT = 74, /* Programmable interval timer interrupt */
209 /* 601 specific exceptions */
210 POWERPC_EXCP_IO = 75, /* IO error exception */
211 POWERPC_EXCP_RUNM = 76, /* Run mode exception */
212 /* 602 specific exceptions */
213 POWERPC_EXCP_EMUL = 77, /* Emulation trap exception */
214 /* 602/603 specific exceptions */
215 POWERPC_EXCP_IFTLB = 78, /* Instruction fetch TLB miss */
216 POWERPC_EXCP_DLTLB = 79, /* Data load TLB miss */
217 POWERPC_EXCP_DSTLB = 80, /* Data store TLB miss */
218 /* Exceptions available on most PowerPC */
219 POWERPC_EXCP_FPA = 81, /* Floating-point assist exception */
220 POWERPC_EXCP_DABR = 82, /* Data address breakpoint */
221 POWERPC_EXCP_IABR = 83, /* Instruction address breakpoint */
222 POWERPC_EXCP_SMI = 84, /* System management interrupt */
223 POWERPC_EXCP_PERFM = 85, /* Embedded performance monitor interrupt */
224 /* 7xx/74xx specific exceptions */
225 POWERPC_EXCP_THERM = 86, /* Thermal interrupt */
226 /* 74xx specific exceptions */
227 POWERPC_EXCP_VPUA = 87, /* Vector assist exception */
228 /* 970FX specific exceptions */
229 POWERPC_EXCP_SOFTP = 88, /* Soft patch exception */
230 POWERPC_EXCP_MAINT = 89, /* Maintenance exception */
231 /* Freescale embedded cores specific exceptions */
232 POWERPC_EXCP_MEXTBR = 90, /* Maskable external breakpoint */
233 POWERPC_EXCP_NMEXTBR = 91, /* Non maskable external breakpoint */
234 POWERPC_EXCP_ITLBE = 92, /* Instruction TLB error */
235 POWERPC_EXCP_DTLBE = 93, /* Data TLB error */
236 /* EOL */
237 POWERPC_EXCP_NB = 96,
238 /* QEMU exceptions: used internally during code translation */
239 POWERPC_EXCP_STOP = 0x200, /* stop translation */
240 POWERPC_EXCP_BRANCH = 0x201, /* branch instruction */
241 /* QEMU exceptions: special cases we want to stop translation */
242 POWERPC_EXCP_SYNC = 0x202, /* context synchronizing instruction */
243 POWERPC_EXCP_SYSCALL_USER = 0x203, /* System call in user mode only */
244 POWERPC_EXCP_STCX = 0x204 /* Conditional stores in user mode */
245 };
246
247 /* Exceptions error codes */
248 enum {
249 /* Exception subtypes for POWERPC_EXCP_ALIGN */
250 POWERPC_EXCP_ALIGN_FP = 0x01, /* FP alignment exception */
251 POWERPC_EXCP_ALIGN_LST = 0x02, /* Unaligned mult/extern load/store */
252 POWERPC_EXCP_ALIGN_LE = 0x03, /* Multiple little-endian access */
253 POWERPC_EXCP_ALIGN_PROT = 0x04, /* Access cross protection boundary */
254 POWERPC_EXCP_ALIGN_BAT = 0x05, /* Access cross a BAT/seg boundary */
255 POWERPC_EXCP_ALIGN_CACHE = 0x06, /* Impossible dcbz access */
256 /* Exception subtypes for POWERPC_EXCP_PROGRAM */
257 /* FP exceptions */
258 POWERPC_EXCP_FP = 0x10,
259 POWERPC_EXCP_FP_OX = 0x01, /* FP overflow */
260 POWERPC_EXCP_FP_UX = 0x02, /* FP underflow */
261 POWERPC_EXCP_FP_ZX = 0x03, /* FP divide by zero */
262 POWERPC_EXCP_FP_XX = 0x04, /* FP inexact */
263 POWERPC_EXCP_FP_VXSNAN = 0x05, /* FP invalid SNaN op */
264 POWERPC_EXCP_FP_VXISI = 0x06, /* FP invalid infinite subtraction */
265 POWERPC_EXCP_FP_VXIDI = 0x07, /* FP invalid infinite divide */
266 POWERPC_EXCP_FP_VXZDZ = 0x08, /* FP invalid zero divide */
267 POWERPC_EXCP_FP_VXIMZ = 0x09, /* FP invalid infinite * zero */
268 POWERPC_EXCP_FP_VXVC = 0x0A, /* FP invalid compare */
269 POWERPC_EXCP_FP_VXSOFT = 0x0B, /* FP invalid operation */
270 POWERPC_EXCP_FP_VXSQRT = 0x0C, /* FP invalid square root */
271 POWERPC_EXCP_FP_VXCVI = 0x0D, /* FP invalid integer conversion */
272 /* Invalid instruction */
273 POWERPC_EXCP_INVAL = 0x20,
274 POWERPC_EXCP_INVAL_INVAL = 0x01, /* Invalid instruction */
275 POWERPC_EXCP_INVAL_LSWX = 0x02, /* Invalid lswx instruction */
276 POWERPC_EXCP_INVAL_SPR = 0x03, /* Invalid SPR access */
277 POWERPC_EXCP_INVAL_FP = 0x04, /* Unimplemented mandatory fp instr */
278 /* Privileged instruction */
279 POWERPC_EXCP_PRIV = 0x30,
280 POWERPC_EXCP_PRIV_OPC = 0x01, /* Privileged operation exception */
281 POWERPC_EXCP_PRIV_REG = 0x02, /* Privileged register exception */
282 /* Trap */
283 POWERPC_EXCP_TRAP = 0x40,
284 };
285
286 /*****************************************************************************/
287 /* Input pins model */
288 typedef enum powerpc_input_t powerpc_input_t;
289 enum powerpc_input_t {
290 PPC_FLAGS_INPUT_UNKNOWN = 0,
291 /* PowerPC 6xx bus */
292 PPC_FLAGS_INPUT_6xx,
293 /* BookE bus */
294 PPC_FLAGS_INPUT_BookE,
295 /* PowerPC 405 bus */
296 PPC_FLAGS_INPUT_405,
297 /* PowerPC 970 bus */
298 PPC_FLAGS_INPUT_970,
299 /* PowerPC POWER7 bus */
300 PPC_FLAGS_INPUT_POWER7,
301 /* PowerPC 401 bus */
302 PPC_FLAGS_INPUT_401,
303 /* Freescale RCPU bus */
304 PPC_FLAGS_INPUT_RCPU,
305 };
306
307 #define PPC_INPUT(env) (env->bus_model)
308
309 /*****************************************************************************/
310 typedef struct opc_handler_t opc_handler_t;
311
312 /*****************************************************************************/
313 /* Types used to describe some PowerPC registers */
314 typedef struct CPUPPCState CPUPPCState;
315 typedef struct ppc_tb_t ppc_tb_t;
316 typedef struct ppc_spr_t ppc_spr_t;
317 typedef struct ppc_dcr_t ppc_dcr_t;
318 typedef union ppc_avr_t ppc_avr_t;
319 typedef union ppc_tlb_t ppc_tlb_t;
320
321 /* SPR access micro-ops generations callbacks */
322 struct ppc_spr_t {
323 void (*uea_read)(void *opaque, int gpr_num, int spr_num);
324 void (*uea_write)(void *opaque, int spr_num, int gpr_num);
325 #if !defined(CONFIG_USER_ONLY)
326 void (*oea_read)(void *opaque, int gpr_num, int spr_num);
327 void (*oea_write)(void *opaque, int spr_num, int gpr_num);
328 void (*hea_read)(void *opaque, int gpr_num, int spr_num);
329 void (*hea_write)(void *opaque, int spr_num, int gpr_num);
330 #endif
331 const char *name;
332 #ifdef CONFIG_KVM
333 /* We (ab)use the fact that all the SPRs will have ids for the
334 * ONE_REG interface will have KVM_REG_PPC to use 0 as meaning,
335 * don't sync this */
336 uint64_t one_reg_id;
337 #endif
338 };
339
340 /* Altivec registers (128 bits) */
341 union ppc_avr_t {
342 float32 f[4];
343 uint8_t u8[16];
344 uint16_t u16[8];
345 uint32_t u32[4];
346 int8_t s8[16];
347 int16_t s16[8];
348 int32_t s32[4];
349 uint64_t u64[2];
350 };
351
352 #if !defined(CONFIG_USER_ONLY)
353 /* Software TLB cache */
354 typedef struct ppc6xx_tlb_t ppc6xx_tlb_t;
355 struct ppc6xx_tlb_t {
356 target_ulong pte0;
357 target_ulong pte1;
358 target_ulong EPN;
359 };
360
361 typedef struct ppcemb_tlb_t ppcemb_tlb_t;
362 struct ppcemb_tlb_t {
363 uint64_t RPN;
364 target_ulong EPN;
365 target_ulong PID;
366 target_ulong size;
367 uint32_t prot;
368 uint32_t attr; /* Storage attributes */
369 };
370
371 typedef struct ppcmas_tlb_t {
372 uint32_t mas8;
373 uint32_t mas1;
374 uint64_t mas2;
375 uint64_t mas7_3;
376 } ppcmas_tlb_t;
377
378 union ppc_tlb_t {
379 ppc6xx_tlb_t *tlb6;
380 ppcemb_tlb_t *tlbe;
381 ppcmas_tlb_t *tlbm;
382 };
383
384 /* possible TLB variants */
385 #define TLB_NONE 0
386 #define TLB_6XX 1
387 #define TLB_EMB 2
388 #define TLB_MAS 3
389 #endif
390
391 #define SDR_32_HTABORG 0xFFFF0000UL
392 #define SDR_32_HTABMASK 0x000001FFUL
393
394 #if defined(TARGET_PPC64)
395 #define SDR_64_HTABORG 0xFFFFFFFFFFFC0000ULL
396 #define SDR_64_HTABSIZE 0x000000000000001FULL
397 #endif /* defined(TARGET_PPC64 */
398
399 typedef struct ppc_slb_t ppc_slb_t;
400 struct ppc_slb_t {
401 uint64_t esid;
402 uint64_t vsid;
403 };
404
405 #define SEGMENT_SHIFT_256M 28
406 #define SEGMENT_MASK_256M (~((1ULL << SEGMENT_SHIFT_256M) - 1))
407
408 #define SEGMENT_SHIFT_1T 40
409 #define SEGMENT_MASK_1T (~((1ULL << SEGMENT_SHIFT_1T) - 1))
410
411
412 /*****************************************************************************/
413 /* Machine state register bits definition */
414 #define MSR_SF 63 /* Sixty-four-bit mode hflags */
415 #define MSR_TAG 62 /* Tag-active mode (POWERx ?) */
416 #define MSR_ISF 61 /* Sixty-four-bit interrupt mode on 630 */
417 #define MSR_SHV 60 /* hypervisor state hflags */
418 #define MSR_CM 31 /* Computation mode for BookE hflags */
419 #define MSR_ICM 30 /* Interrupt computation mode for BookE */
420 #define MSR_THV 29 /* hypervisor state for 32 bits PowerPC hflags */
421 #define MSR_GS 28 /* guest state for BookE */
422 #define MSR_UCLE 26 /* User-mode cache lock enable for BookE */
423 #define MSR_VR 25 /* altivec available x hflags */
424 #define MSR_SPE 25 /* SPE enable for BookE x hflags */
425 #define MSR_AP 23 /* Access privilege state on 602 hflags */
426 #define MSR_SA 22 /* Supervisor access mode on 602 hflags */
427 #define MSR_KEY 19 /* key bit on 603e */
428 #define MSR_POW 18 /* Power management */
429 #define MSR_TGPR 17 /* TGPR usage on 602/603 x */
430 #define MSR_CE 17 /* Critical interrupt enable on embedded PowerPC x */
431 #define MSR_ILE 16 /* Interrupt little-endian mode */
432 #define MSR_EE 15 /* External interrupt enable */
433 #define MSR_PR 14 /* Problem state hflags */
434 #define MSR_FP 13 /* Floating point available hflags */
435 #define MSR_ME 12 /* Machine check interrupt enable */
436 #define MSR_FE0 11 /* Floating point exception mode 0 hflags */
437 #define MSR_SE 10 /* Single-step trace enable x hflags */
438 #define MSR_DWE 10 /* Debug wait enable on 405 x */
439 #define MSR_UBLE 10 /* User BTB lock enable on e500 x */
440 #define MSR_BE 9 /* Branch trace enable x hflags */
441 #define MSR_DE 9 /* Debug interrupts enable on embedded PowerPC x */
442 #define MSR_FE1 8 /* Floating point exception mode 1 hflags */
443 #define MSR_AL 7 /* AL bit on POWER */
444 #define MSR_EP 6 /* Exception prefix on 601 */
445 #define MSR_IR 5 /* Instruction relocate */
446 #define MSR_DR 4 /* Data relocate */
447 #define MSR_PE 3 /* Protection enable on 403 */
448 #define MSR_PX 2 /* Protection exclusive on 403 x */
449 #define MSR_PMM 2 /* Performance monitor mark on POWER x */
450 #define MSR_RI 1 /* Recoverable interrupt 1 */
451 #define MSR_LE 0 /* Little-endian mode 1 hflags */
452
453 #define msr_sf ((env->msr >> MSR_SF) & 1)
454 #define msr_isf ((env->msr >> MSR_ISF) & 1)
455 #define msr_shv ((env->msr >> MSR_SHV) & 1)
456 #define msr_cm ((env->msr >> MSR_CM) & 1)
457 #define msr_icm ((env->msr >> MSR_ICM) & 1)
458 #define msr_thv ((env->msr >> MSR_THV) & 1)
459 #define msr_gs ((env->msr >> MSR_GS) & 1)
460 #define msr_ucle ((env->msr >> MSR_UCLE) & 1)
461 #define msr_vr ((env->msr >> MSR_VR) & 1)
462 #define msr_spe ((env->msr >> MSR_SPE) & 1)
463 #define msr_ap ((env->msr >> MSR_AP) & 1)
464 #define msr_sa ((env->msr >> MSR_SA) & 1)
465 #define msr_key ((env->msr >> MSR_KEY) & 1)
466 #define msr_pow ((env->msr >> MSR_POW) & 1)
467 #define msr_tgpr ((env->msr >> MSR_TGPR) & 1)
468 #define msr_ce ((env->msr >> MSR_CE) & 1)
469 #define msr_ile ((env->msr >> MSR_ILE) & 1)
470 #define msr_ee ((env->msr >> MSR_EE) & 1)
471 #define msr_pr ((env->msr >> MSR_PR) & 1)
472 #define msr_fp ((env->msr >> MSR_FP) & 1)
473 #define msr_me ((env->msr >> MSR_ME) & 1)
474 #define msr_fe0 ((env->msr >> MSR_FE0) & 1)
475 #define msr_se ((env->msr >> MSR_SE) & 1)
476 #define msr_dwe ((env->msr >> MSR_DWE) & 1)
477 #define msr_uble ((env->msr >> MSR_UBLE) & 1)
478 #define msr_be ((env->msr >> MSR_BE) & 1)
479 #define msr_de ((env->msr >> MSR_DE) & 1)
480 #define msr_fe1 ((env->msr >> MSR_FE1) & 1)
481 #define msr_al ((env->msr >> MSR_AL) & 1)
482 #define msr_ep ((env->msr >> MSR_EP) & 1)
483 #define msr_ir ((env->msr >> MSR_IR) & 1)
484 #define msr_dr ((env->msr >> MSR_DR) & 1)
485 #define msr_pe ((env->msr >> MSR_PE) & 1)
486 #define msr_px ((env->msr >> MSR_PX) & 1)
487 #define msr_pmm ((env->msr >> MSR_PMM) & 1)
488 #define msr_ri ((env->msr >> MSR_RI) & 1)
489 #define msr_le ((env->msr >> MSR_LE) & 1)
490 /* Hypervisor bit is more specific */
491 #if defined(TARGET_PPC64)
492 #define MSR_HVB (1ULL << MSR_SHV)
493 #define msr_hv msr_shv
494 #else
495 #if defined(PPC_EMULATE_32BITS_HYPV)
496 #define MSR_HVB (1ULL << MSR_THV)
497 #define msr_hv msr_thv
498 #else
499 #define MSR_HVB (0ULL)
500 #define msr_hv (0)
501 #endif
502 #endif
503
504 /* Exception state register bits definition */
505 #define ESR_PIL (1 << (63 - 36)) /* Illegal Instruction */
506 #define ESR_PPR (1 << (63 - 37)) /* Privileged Instruction */
507 #define ESR_PTR (1 << (63 - 38)) /* Trap */
508 #define ESR_FP (1 << (63 - 39)) /* Floating-Point Operation */
509 #define ESR_ST (1 << (63 - 40)) /* Store Operation */
510 #define ESR_AP (1 << (63 - 44)) /* Auxiliary Processor Operation */
511 #define ESR_PUO (1 << (63 - 45)) /* Unimplemented Operation */
512 #define ESR_BO (1 << (63 - 46)) /* Byte Ordering */
513 #define ESR_PIE (1 << (63 - 47)) /* Imprecise exception */
514 #define ESR_DATA (1 << (63 - 53)) /* Data Access (Embedded page table) */
515 #define ESR_TLBI (1 << (63 - 54)) /* TLB Ineligible (Embedded page table) */
516 #define ESR_PT (1 << (63 - 55)) /* Page Table (Embedded page table) */
517 #define ESR_SPV (1 << (63 - 56)) /* SPE/VMX operation */
518 #define ESR_EPID (1 << (63 - 57)) /* External Process ID operation */
519 #define ESR_VLEMI (1 << (63 - 58)) /* VLE operation */
520 #define ESR_MIF (1 << (63 - 62)) /* Misaligned instruction (VLE) */
521
522 enum {
523 POWERPC_FLAG_NONE = 0x00000000,
524 /* Flag for MSR bit 25 signification (VRE/SPE) */
525 POWERPC_FLAG_SPE = 0x00000001,
526 POWERPC_FLAG_VRE = 0x00000002,
527 /* Flag for MSR bit 17 signification (TGPR/CE) */
528 POWERPC_FLAG_TGPR = 0x00000004,
529 POWERPC_FLAG_CE = 0x00000008,
530 /* Flag for MSR bit 10 signification (SE/DWE/UBLE) */
531 POWERPC_FLAG_SE = 0x00000010,
532 POWERPC_FLAG_DWE = 0x00000020,
533 POWERPC_FLAG_UBLE = 0x00000040,
534 /* Flag for MSR bit 9 signification (BE/DE) */
535 POWERPC_FLAG_BE = 0x00000080,
536 POWERPC_FLAG_DE = 0x00000100,
537 /* Flag for MSR bit 2 signification (PX/PMM) */
538 POWERPC_FLAG_PX = 0x00000200,
539 POWERPC_FLAG_PMM = 0x00000400,
540 /* Flag for special features */
541 /* Decrementer clock: RTC clock (POWER, 601) or bus clock */
542 POWERPC_FLAG_RTC_CLK = 0x00010000,
543 POWERPC_FLAG_BUS_CLK = 0x00020000,
544 /* Has CFAR */
545 POWERPC_FLAG_CFAR = 0x00040000,
546 };
547
548 /*****************************************************************************/
549 /* Floating point status and control register */
550 #define FPSCR_FX 31 /* Floating-point exception summary */
551 #define FPSCR_FEX 30 /* Floating-point enabled exception summary */
552 #define FPSCR_VX 29 /* Floating-point invalid operation exception summ. */
553 #define FPSCR_OX 28 /* Floating-point overflow exception */
554 #define FPSCR_UX 27 /* Floating-point underflow exception */
555 #define FPSCR_ZX 26 /* Floating-point zero divide exception */
556 #define FPSCR_XX 25 /* Floating-point inexact exception */
557 #define FPSCR_VXSNAN 24 /* Floating-point invalid operation exception (sNan) */
558 #define FPSCR_VXISI 23 /* Floating-point invalid operation exception (inf) */
559 #define FPSCR_VXIDI 22 /* Floating-point invalid operation exception (inf) */
560 #define FPSCR_VXZDZ 21 /* Floating-point invalid operation exception (zero) */
561 #define FPSCR_VXIMZ 20 /* Floating-point invalid operation exception (inf) */
562 #define FPSCR_VXVC 19 /* Floating-point invalid operation exception (comp) */
563 #define FPSCR_FR 18 /* Floating-point fraction rounded */
564 #define FPSCR_FI 17 /* Floating-point fraction inexact */
565 #define FPSCR_C 16 /* Floating-point result class descriptor */
566 #define FPSCR_FL 15 /* Floating-point less than or negative */
567 #define FPSCR_FG 14 /* Floating-point greater than or negative */
568 #define FPSCR_FE 13 /* Floating-point equal or zero */
569 #define FPSCR_FU 12 /* Floating-point unordered or NaN */
570 #define FPSCR_FPCC 12 /* Floating-point condition code */
571 #define FPSCR_FPRF 12 /* Floating-point result flags */
572 #define FPSCR_VXSOFT 10 /* Floating-point invalid operation exception (soft) */
573 #define FPSCR_VXSQRT 9 /* Floating-point invalid operation exception (sqrt) */
574 #define FPSCR_VXCVI 8 /* Floating-point invalid operation exception (int) */
575 #define FPSCR_VE 7 /* Floating-point invalid operation exception enable */
576 #define FPSCR_OE 6 /* Floating-point overflow exception enable */
577 #define FPSCR_UE 5 /* Floating-point undeflow exception enable */
578 #define FPSCR_ZE 4 /* Floating-point zero divide exception enable */
579 #define FPSCR_XE 3 /* Floating-point inexact exception enable */
580 #define FPSCR_NI 2 /* Floating-point non-IEEE mode */
581 #define FPSCR_RN1 1
582 #define FPSCR_RN 0 /* Floating-point rounding control */
583 #define fpscr_fex (((env->fpscr) >> FPSCR_FEX) & 0x1)
584 #define fpscr_vx (((env->fpscr) >> FPSCR_VX) & 0x1)
585 #define fpscr_ox (((env->fpscr) >> FPSCR_OX) & 0x1)
586 #define fpscr_ux (((env->fpscr) >> FPSCR_UX) & 0x1)
587 #define fpscr_zx (((env->fpscr) >> FPSCR_ZX) & 0x1)
588 #define fpscr_xx (((env->fpscr) >> FPSCR_XX) & 0x1)
589 #define fpscr_vxsnan (((env->fpscr) >> FPSCR_VXSNAN) & 0x1)
590 #define fpscr_vxisi (((env->fpscr) >> FPSCR_VXISI) & 0x1)
591 #define fpscr_vxidi (((env->fpscr) >> FPSCR_VXIDI) & 0x1)
592 #define fpscr_vxzdz (((env->fpscr) >> FPSCR_VXZDZ) & 0x1)
593 #define fpscr_vximz (((env->fpscr) >> FPSCR_VXIMZ) & 0x1)
594 #define fpscr_vxvc (((env->fpscr) >> FPSCR_VXVC) & 0x1)
595 #define fpscr_fpcc (((env->fpscr) >> FPSCR_FPCC) & 0xF)
596 #define fpscr_vxsoft (((env->fpscr) >> FPSCR_VXSOFT) & 0x1)
597 #define fpscr_vxsqrt (((env->fpscr) >> FPSCR_VXSQRT) & 0x1)
598 #define fpscr_vxcvi (((env->fpscr) >> FPSCR_VXCVI) & 0x1)
599 #define fpscr_ve (((env->fpscr) >> FPSCR_VE) & 0x1)
600 #define fpscr_oe (((env->fpscr) >> FPSCR_OE) & 0x1)
601 #define fpscr_ue (((env->fpscr) >> FPSCR_UE) & 0x1)
602 #define fpscr_ze (((env->fpscr) >> FPSCR_ZE) & 0x1)
603 #define fpscr_xe (((env->fpscr) >> FPSCR_XE) & 0x1)
604 #define fpscr_ni (((env->fpscr) >> FPSCR_NI) & 0x1)
605 #define fpscr_rn (((env->fpscr) >> FPSCR_RN) & 0x3)
606 /* Invalid operation exception summary */
607 #define fpscr_ix ((env->fpscr) & ((1 << FPSCR_VXSNAN) | (1 << FPSCR_VXISI) | \
608 (1 << FPSCR_VXIDI) | (1 << FPSCR_VXZDZ) | \
609 (1 << FPSCR_VXIMZ) | (1 << FPSCR_VXVC) | \
610 (1 << FPSCR_VXSOFT) | (1 << FPSCR_VXSQRT) | \
611 (1 << FPSCR_VXCVI)))
612 /* exception summary */
613 #define fpscr_ex (((env->fpscr) >> FPSCR_XX) & 0x1F)
614 /* enabled exception summary */
615 #define fpscr_eex (((env->fpscr) >> FPSCR_XX) & ((env->fpscr) >> FPSCR_XE) & \
616 0x1F)
617
618 /*****************************************************************************/
619 /* Vector status and control register */
620 #define VSCR_NJ 16 /* Vector non-java */
621 #define VSCR_SAT 0 /* Vector saturation */
622 #define vscr_nj (((env->vscr) >> VSCR_NJ) & 0x1)
623 #define vscr_sat (((env->vscr) >> VSCR_SAT) & 0x1)
624
625 /*****************************************************************************/
626 /* BookE e500 MMU registers */
627
628 #define MAS0_NV_SHIFT 0
629 #define MAS0_NV_MASK (0xfff << MAS0_NV_SHIFT)
630
631 #define MAS0_WQ_SHIFT 12
632 #define MAS0_WQ_MASK (3 << MAS0_WQ_SHIFT)
633 /* Write TLB entry regardless of reservation */
634 #define MAS0_WQ_ALWAYS (0 << MAS0_WQ_SHIFT)
635 /* Write TLB entry only already in use */
636 #define MAS0_WQ_COND (1 << MAS0_WQ_SHIFT)
637 /* Clear TLB entry */
638 #define MAS0_WQ_CLR_RSRV (2 << MAS0_WQ_SHIFT)
639
640 #define MAS0_HES_SHIFT 14
641 #define MAS0_HES (1 << MAS0_HES_SHIFT)
642
643 #define MAS0_ESEL_SHIFT 16
644 #define MAS0_ESEL_MASK (0xfff << MAS0_ESEL_SHIFT)
645
646 #define MAS0_TLBSEL_SHIFT 28
647 #define MAS0_TLBSEL_MASK (3 << MAS0_TLBSEL_SHIFT)
648 #define MAS0_TLBSEL_TLB0 (0 << MAS0_TLBSEL_SHIFT)
649 #define MAS0_TLBSEL_TLB1 (1 << MAS0_TLBSEL_SHIFT)
650 #define MAS0_TLBSEL_TLB2 (2 << MAS0_TLBSEL_SHIFT)
651 #define MAS0_TLBSEL_TLB3 (3 << MAS0_TLBSEL_SHIFT)
652
653 #define MAS0_ATSEL_SHIFT 31
654 #define MAS0_ATSEL (1 << MAS0_ATSEL_SHIFT)
655 #define MAS0_ATSEL_TLB 0
656 #define MAS0_ATSEL_LRAT MAS0_ATSEL
657
658 #define MAS1_TSIZE_SHIFT 7
659 #define MAS1_TSIZE_MASK (0x1f << MAS1_TSIZE_SHIFT)
660
661 #define MAS1_TS_SHIFT 12
662 #define MAS1_TS (1 << MAS1_TS_SHIFT)
663
664 #define MAS1_IND_SHIFT 13
665 #define MAS1_IND (1 << MAS1_IND_SHIFT)
666
667 #define MAS1_TID_SHIFT 16
668 #define MAS1_TID_MASK (0x3fff << MAS1_TID_SHIFT)
669
670 #define MAS1_IPROT_SHIFT 30
671 #define MAS1_IPROT (1 << MAS1_IPROT_SHIFT)
672
673 #define MAS1_VALID_SHIFT 31
674 #define MAS1_VALID 0x80000000
675
676 #define MAS2_EPN_SHIFT 12
677 #define MAS2_EPN_MASK (~0ULL << MAS2_EPN_SHIFT)
678
679 #define MAS2_ACM_SHIFT 6
680 #define MAS2_ACM (1 << MAS2_ACM_SHIFT)
681
682 #define MAS2_VLE_SHIFT 5
683 #define MAS2_VLE (1 << MAS2_VLE_SHIFT)
684
685 #define MAS2_W_SHIFT 4
686 #define MAS2_W (1 << MAS2_W_SHIFT)
687
688 #define MAS2_I_SHIFT 3
689 #define MAS2_I (1 << MAS2_I_SHIFT)
690
691 #define MAS2_M_SHIFT 2
692 #define MAS2_M (1 << MAS2_M_SHIFT)
693
694 #define MAS2_G_SHIFT 1
695 #define MAS2_G (1 << MAS2_G_SHIFT)
696
697 #define MAS2_E_SHIFT 0
698 #define MAS2_E (1 << MAS2_E_SHIFT)
699
700 #define MAS3_RPN_SHIFT 12
701 #define MAS3_RPN_MASK (0xfffff << MAS3_RPN_SHIFT)
702
703 #define MAS3_U0 0x00000200
704 #define MAS3_U1 0x00000100
705 #define MAS3_U2 0x00000080
706 #define MAS3_U3 0x00000040
707 #define MAS3_UX 0x00000020
708 #define MAS3_SX 0x00000010
709 #define MAS3_UW 0x00000008
710 #define MAS3_SW 0x00000004
711 #define MAS3_UR 0x00000002
712 #define MAS3_SR 0x00000001
713 #define MAS3_SPSIZE_SHIFT 1
714 #define MAS3_SPSIZE_MASK (0x3e << MAS3_SPSIZE_SHIFT)
715
716 #define MAS4_TLBSELD_SHIFT MAS0_TLBSEL_SHIFT
717 #define MAS4_TLBSELD_MASK MAS0_TLBSEL_MASK
718 #define MAS4_TIDSELD_MASK 0x00030000
719 #define MAS4_TIDSELD_PID0 0x00000000
720 #define MAS4_TIDSELD_PID1 0x00010000
721 #define MAS4_TIDSELD_PID2 0x00020000
722 #define MAS4_TIDSELD_PIDZ 0x00030000
723 #define MAS4_INDD 0x00008000 /* Default IND */
724 #define MAS4_TSIZED_SHIFT MAS1_TSIZE_SHIFT
725 #define MAS4_TSIZED_MASK MAS1_TSIZE_MASK
726 #define MAS4_ACMD 0x00000040
727 #define MAS4_VLED 0x00000020
728 #define MAS4_WD 0x00000010
729 #define MAS4_ID 0x00000008
730 #define MAS4_MD 0x00000004
731 #define MAS4_GD 0x00000002
732 #define MAS4_ED 0x00000001
733 #define MAS4_WIMGED_MASK 0x0000001f /* Default WIMGE */
734 #define MAS4_WIMGED_SHIFT 0
735
736 #define MAS5_SGS 0x80000000
737 #define MAS5_SLPID_MASK 0x00000fff
738
739 #define MAS6_SPID0 0x3fff0000
740 #define MAS6_SPID1 0x00007ffe
741 #define MAS6_ISIZE(x) MAS1_TSIZE(x)
742 #define MAS6_SAS 0x00000001
743 #define MAS6_SPID MAS6_SPID0
744 #define MAS6_SIND 0x00000002 /* Indirect page */
745 #define MAS6_SIND_SHIFT 1
746 #define MAS6_SPID_MASK 0x3fff0000
747 #define MAS6_SPID_SHIFT 16
748 #define MAS6_ISIZE_MASK 0x00000f80
749 #define MAS6_ISIZE_SHIFT 7
750
751 #define MAS7_RPN 0xffffffff
752
753 #define MAS8_TGS 0x80000000
754 #define MAS8_VF 0x40000000
755 #define MAS8_TLBPID 0x00000fff
756
757 /* Bit definitions for MMUCFG */
758 #define MMUCFG_MAVN 0x00000003 /* MMU Architecture Version Number */
759 #define MMUCFG_MAVN_V1 0x00000000 /* v1.0 */
760 #define MMUCFG_MAVN_V2 0x00000001 /* v2.0 */
761 #define MMUCFG_NTLBS 0x0000000c /* Number of TLBs */
762 #define MMUCFG_PIDSIZE 0x000007c0 /* PID Reg Size */
763 #define MMUCFG_TWC 0x00008000 /* TLB Write Conditional (v2.0) */
764 #define MMUCFG_LRAT 0x00010000 /* LRAT Supported (v2.0) */
765 #define MMUCFG_RASIZE 0x00fe0000 /* Real Addr Size */
766 #define MMUCFG_LPIDSIZE 0x0f000000 /* LPID Reg Size */
767
768 /* Bit definitions for MMUCSR0 */
769 #define MMUCSR0_TLB1FI 0x00000002 /* TLB1 Flash invalidate */
770 #define MMUCSR0_TLB0FI 0x00000004 /* TLB0 Flash invalidate */
771 #define MMUCSR0_TLB2FI 0x00000040 /* TLB2 Flash invalidate */
772 #define MMUCSR0_TLB3FI 0x00000020 /* TLB3 Flash invalidate */
773 #define MMUCSR0_TLBFI (MMUCSR0_TLB0FI | MMUCSR0_TLB1FI | \
774 MMUCSR0_TLB2FI | MMUCSR0_TLB3FI)
775 #define MMUCSR0_TLB0PS 0x00000780 /* TLB0 Page Size */
776 #define MMUCSR0_TLB1PS 0x00007800 /* TLB1 Page Size */
777 #define MMUCSR0_TLB2PS 0x00078000 /* TLB2 Page Size */
778 #define MMUCSR0_TLB3PS 0x00780000 /* TLB3 Page Size */
779
780 /* TLBnCFG encoding */
781 #define TLBnCFG_N_ENTRY 0x00000fff /* number of entries */
782 #define TLBnCFG_HES 0x00002000 /* HW select supported */
783 #define TLBnCFG_AVAIL 0x00004000 /* variable page size */
784 #define TLBnCFG_IPROT 0x00008000 /* IPROT supported */
785 #define TLBnCFG_GTWE 0x00010000 /* Guest can write */
786 #define TLBnCFG_IND 0x00020000 /* IND entries supported */
787 #define TLBnCFG_PT 0x00040000 /* Can load from page table */
788 #define TLBnCFG_MINSIZE 0x00f00000 /* Minimum Page Size (v1.0) */
789 #define TLBnCFG_MINSIZE_SHIFT 20
790 #define TLBnCFG_MAXSIZE 0x000f0000 /* Maximum Page Size (v1.0) */
791 #define TLBnCFG_MAXSIZE_SHIFT 16
792 #define TLBnCFG_ASSOC 0xff000000 /* Associativity */
793 #define TLBnCFG_ASSOC_SHIFT 24
794
795 /* TLBnPS encoding */
796 #define TLBnPS_4K 0x00000004
797 #define TLBnPS_8K 0x00000008
798 #define TLBnPS_16K 0x00000010
799 #define TLBnPS_32K 0x00000020
800 #define TLBnPS_64K 0x00000040
801 #define TLBnPS_128K 0x00000080
802 #define TLBnPS_256K 0x00000100
803 #define TLBnPS_512K 0x00000200
804 #define TLBnPS_1M 0x00000400
805 #define TLBnPS_2M 0x00000800
806 #define TLBnPS_4M 0x00001000
807 #define TLBnPS_8M 0x00002000
808 #define TLBnPS_16M 0x00004000
809 #define TLBnPS_32M 0x00008000
810 #define TLBnPS_64M 0x00010000
811 #define TLBnPS_128M 0x00020000
812 #define TLBnPS_256M 0x00040000
813 #define TLBnPS_512M 0x00080000
814 #define TLBnPS_1G 0x00100000
815 #define TLBnPS_2G 0x00200000
816 #define TLBnPS_4G 0x00400000
817 #define TLBnPS_8G 0x00800000
818 #define TLBnPS_16G 0x01000000
819 #define TLBnPS_32G 0x02000000
820 #define TLBnPS_64G 0x04000000
821 #define TLBnPS_128G 0x08000000
822 #define TLBnPS_256G 0x10000000
823
824 /* tlbilx action encoding */
825 #define TLBILX_T_ALL 0
826 #define TLBILX_T_TID 1
827 #define TLBILX_T_FULLMATCH 3
828 #define TLBILX_T_CLASS0 4
829 #define TLBILX_T_CLASS1 5
830 #define TLBILX_T_CLASS2 6
831 #define TLBILX_T_CLASS3 7
832
833 /* BookE 2.06 helper defines */
834
835 #define BOOKE206_FLUSH_TLB0 (1 << 0)
836 #define BOOKE206_FLUSH_TLB1 (1 << 1)
837 #define BOOKE206_FLUSH_TLB2 (1 << 2)
838 #define BOOKE206_FLUSH_TLB3 (1 << 3)
839
840 /* number of possible TLBs */
841 #define BOOKE206_MAX_TLBN 4
842
843 /*****************************************************************************/
844 /* Embedded.Processor Control */
845
846 #define DBELL_TYPE_SHIFT 27
847 #define DBELL_TYPE_MASK (0x1f << DBELL_TYPE_SHIFT)
848 #define DBELL_TYPE_DBELL (0x00 << DBELL_TYPE_SHIFT)
849 #define DBELL_TYPE_DBELL_CRIT (0x01 << DBELL_TYPE_SHIFT)
850 #define DBELL_TYPE_G_DBELL (0x02 << DBELL_TYPE_SHIFT)
851 #define DBELL_TYPE_G_DBELL_CRIT (0x03 << DBELL_TYPE_SHIFT)
852 #define DBELL_TYPE_G_DBELL_MC (0x04 << DBELL_TYPE_SHIFT)
853
854 #define DBELL_BRDCAST (1 << 26)
855 #define DBELL_LPIDTAG_SHIFT 14
856 #define DBELL_LPIDTAG_MASK (0xfff << DBELL_LPIDTAG_SHIFT)
857 #define DBELL_PIRTAG_MASK 0x3fff
858
859 /*****************************************************************************/
860 /* Segment page size information, used by recent hash MMUs
861 * The format of this structure mirrors kvm_ppc_smmu_info
862 */
863
864 #define PPC_PAGE_SIZES_MAX_SZ 8
865
866 struct ppc_one_page_size {
867 uint32_t page_shift; /* Page shift (or 0) */
868 uint32_t pte_enc; /* Encoding in the HPTE (>>12) */
869 };
870
871 struct ppc_one_seg_page_size {
872 uint32_t page_shift; /* Base page shift of segment (or 0) */
873 uint32_t slb_enc; /* SLB encoding for BookS */
874 struct ppc_one_page_size enc[PPC_PAGE_SIZES_MAX_SZ];
875 };
876
877 struct ppc_segment_page_sizes {
878 struct ppc_one_seg_page_size sps[PPC_PAGE_SIZES_MAX_SZ];
879 };
880
881
882 /*****************************************************************************/
883 /* The whole PowerPC CPU context */
884 #define NB_MMU_MODES 3
885
886 struct CPUPPCState {
887 /* First are the most commonly used resources
888 * during translated code execution
889 */
890 /* general purpose registers */
891 target_ulong gpr[32];
892 #if !defined(TARGET_PPC64)
893 /* Storage for GPR MSB, used by the SPE extension */
894 target_ulong gprh[32];
895 #endif
896 /* LR */
897 target_ulong lr;
898 /* CTR */
899 target_ulong ctr;
900 /* condition register */
901 uint32_t crf[8];
902 #if defined(TARGET_PPC64)
903 /* CFAR */
904 target_ulong cfar;
905 #endif
906 /* XER (with SO, OV, CA split out) */
907 target_ulong xer;
908 target_ulong so;
909 target_ulong ov;
910 target_ulong ca;
911 /* Reservation address */
912 target_ulong reserve_addr;
913 /* Reservation value */
914 target_ulong reserve_val;
915 /* Reservation store address */
916 target_ulong reserve_ea;
917 /* Reserved store source register and size */
918 target_ulong reserve_info;
919
920 /* Those ones are used in supervisor mode only */
921 /* machine state register */
922 target_ulong msr;
923 /* temporary general purpose registers */
924 target_ulong tgpr[4]; /* Used to speed-up TLB assist handlers */
925
926 /* Floating point execution context */
927 float_status fp_status;
928 /* floating point registers */
929 float64 fpr[32];
930 /* floating point status and control register */
931 target_ulong fpscr;
932
933 /* Next instruction pointer */
934 target_ulong nip;
935
936 int access_type; /* when a memory exception occurs, the access
937 type is stored here */
938
939 CPU_COMMON
940
941 /* MMU context - only relevant for full system emulation */
942 #if !defined(CONFIG_USER_ONLY)
943 #if defined(TARGET_PPC64)
944 /* PowerPC 64 SLB area */
945 ppc_slb_t slb[64];
946 int slb_nr;
947 #endif
948 /* segment registers */
949 hwaddr htab_base;
950 hwaddr htab_mask;
951 target_ulong sr[32];
952 /* externally stored hash table */
953 uint8_t *external_htab;
954 /* BATs */
955 int nb_BATs;
956 target_ulong DBAT[2][8];
957 target_ulong IBAT[2][8];
958 /* PowerPC TLB registers (for 4xx, e500 and 60x software driven TLBs) */
959 int nb_tlb; /* Total number of TLB */
960 int tlb_per_way; /* Speed-up helper: used to avoid divisions at run time */
961 int nb_ways; /* Number of ways in the TLB set */
962 int last_way; /* Last used way used to allocate TLB in a LRU way */
963 int id_tlbs; /* If 1, MMU has separated TLBs for instructions & data */
964 int nb_pids; /* Number of available PID registers */
965 int tlb_type; /* Type of TLB we're dealing with */
966 ppc_tlb_t tlb; /* TLB is optional. Allocate them only if needed */
967 /* 403 dedicated access protection registers */
968 target_ulong pb[4];
969 bool tlb_dirty; /* Set to non-zero when modifying TLB */
970 bool kvm_sw_tlb; /* non-zero if KVM SW TLB API is active */
971 #endif
972
973 /* Other registers */
974 /* Special purpose registers */
975 target_ulong spr[1024];
976 ppc_spr_t spr_cb[1024];
977 /* Altivec registers */
978 ppc_avr_t avr[32];
979 uint32_t vscr;
980 /* VSX registers */
981 uint64_t vsr[32];
982 /* SPE registers */
983 uint64_t spe_acc;
984 uint32_t spe_fscr;
985 /* SPE and Altivec can share a status since they will never be used
986 * simultaneously */
987 float_status vec_status;
988
989 /* Internal devices resources */
990 /* Time base and decrementer */
991 ppc_tb_t *tb_env;
992 /* Device control registers */
993 ppc_dcr_t *dcr_env;
994
995 int dcache_line_size;
996 int icache_line_size;
997
998 /* Those resources are used during exception processing */
999 /* CPU model definition */
1000 target_ulong msr_mask;
1001 powerpc_mmu_t mmu_model;
1002 powerpc_excp_t excp_model;
1003 powerpc_input_t bus_model;
1004 int bfd_mach;
1005 uint32_t flags;
1006 uint64_t insns_flags;
1007 uint64_t insns_flags2;
1008 #if defined(TARGET_PPC64)
1009 struct ppc_segment_page_sizes sps;
1010 #endif
1011
1012 #if defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY)
1013 uint64_t vpa_addr;
1014 uint64_t slb_shadow_addr, slb_shadow_size;
1015 uint64_t dtl_addr, dtl_size;
1016 #endif /* TARGET_PPC64 */
1017
1018 int error_code;
1019 uint32_t pending_interrupts;
1020 #if !defined(CONFIG_USER_ONLY)
1021 /* This is the IRQ controller, which is implementation dependent
1022 * and only relevant when emulating a complete machine.
1023 */
1024 uint32_t irq_input_state;
1025 void **irq_inputs;
1026 /* Exception vectors */
1027 target_ulong excp_vectors[POWERPC_EXCP_NB];
1028 target_ulong excp_prefix;
1029 target_ulong hreset_excp_prefix;
1030 target_ulong ivor_mask;
1031 target_ulong ivpr_mask;
1032 target_ulong hreset_vector;
1033 hwaddr mpic_iack;
1034 /* true when the external proxy facility mode is enabled */
1035 bool mpic_proxy;
1036 #endif
1037
1038 /* Those resources are used only during code translation */
1039 /* opcode handlers */
1040 opc_handler_t *opcodes[0x40];
1041
1042 /* Those resources are used only in QEMU core */
1043 target_ulong hflags; /* hflags is a MSR & HFLAGS_MASK */
1044 target_ulong hflags_nmsr; /* specific hflags, not coming from MSR */
1045 int mmu_idx; /* precomputed MMU index to speed up mem accesses */
1046
1047 /* Power management */
1048 int (*check_pow)(CPUPPCState *env);
1049
1050 #if !defined(CONFIG_USER_ONLY)
1051 void *load_info; /* Holds boot loading state. */
1052 #endif
1053
1054 /* booke timers */
1055
1056 /* Specifies bit locations of the Time Base used to signal a fixed timer
1057 * exception on a transition from 0 to 1. (watchdog or fixed-interval timer)
1058 *
1059 * 0 selects the least significant bit.
1060 * 63 selects the most significant bit.
1061 */
1062 uint8_t fit_period[4];
1063 uint8_t wdt_period[4];
1064 };
1065
1066 #define SET_FIT_PERIOD(a_, b_, c_, d_) \
1067 do { \
1068 env->fit_period[0] = (a_); \
1069 env->fit_period[1] = (b_); \
1070 env->fit_period[2] = (c_); \
1071 env->fit_period[3] = (d_); \
1072 } while (0)
1073
1074 #define SET_WDT_PERIOD(a_, b_, c_, d_) \
1075 do { \
1076 env->wdt_period[0] = (a_); \
1077 env->wdt_period[1] = (b_); \
1078 env->wdt_period[2] = (c_); \
1079 env->wdt_period[3] = (d_); \
1080 } while (0)
1081
1082 #include "cpu-qom.h"
1083
1084 /*****************************************************************************/
1085 PowerPCCPU *cpu_ppc_init(const char *cpu_model);
1086 void ppc_translate_init(void);
1087 int cpu_ppc_exec (CPUPPCState *s);
1088 /* you can call this signal handler from your SIGBUS and SIGSEGV
1089 signal handlers to inform the virtual CPU of exceptions. non zero
1090 is returned if the signal was handled by the virtual CPU. */
1091 int cpu_ppc_signal_handler (int host_signum, void *pinfo,
1092 void *puc);
1093 void ppc_hw_interrupt (CPUPPCState *env);
1094 #if defined(CONFIG_USER_ONLY)
1095 int cpu_handle_mmu_fault(CPUPPCState *env, target_ulong address, int rw,
1096 int mmu_idx);
1097 #endif
1098
1099 #if !defined(CONFIG_USER_ONLY)
1100 void ppc_store_sdr1 (CPUPPCState *env, target_ulong value);
1101 #endif /* !defined(CONFIG_USER_ONLY) */
1102 void ppc_store_msr (CPUPPCState *env, target_ulong value);
1103
1104 void ppc_cpu_list (FILE *f, fprintf_function cpu_fprintf);
1105
1106 /* Time-base and decrementer management */
1107 #ifndef NO_CPU_IO_DEFS
1108 uint64_t cpu_ppc_load_tbl (CPUPPCState *env);
1109 uint32_t cpu_ppc_load_tbu (CPUPPCState *env);
1110 void cpu_ppc_store_tbu (CPUPPCState *env, uint32_t value);
1111 void cpu_ppc_store_tbl (CPUPPCState *env, uint32_t value);
1112 uint64_t cpu_ppc_load_atbl (CPUPPCState *env);
1113 uint32_t cpu_ppc_load_atbu (CPUPPCState *env);
1114 void cpu_ppc_store_atbl (CPUPPCState *env, uint32_t value);
1115 void cpu_ppc_store_atbu (CPUPPCState *env, uint32_t value);
1116 uint32_t cpu_ppc_load_decr (CPUPPCState *env);
1117 void cpu_ppc_store_decr (CPUPPCState *env, uint32_t value);
1118 uint32_t cpu_ppc_load_hdecr (CPUPPCState *env);
1119 void cpu_ppc_store_hdecr (CPUPPCState *env, uint32_t value);
1120 uint64_t cpu_ppc_load_purr (CPUPPCState *env);
1121 uint32_t cpu_ppc601_load_rtcl (CPUPPCState *env);
1122 uint32_t cpu_ppc601_load_rtcu (CPUPPCState *env);
1123 #if !defined(CONFIG_USER_ONLY)
1124 void cpu_ppc601_store_rtcl (CPUPPCState *env, uint32_t value);
1125 void cpu_ppc601_store_rtcu (CPUPPCState *env, uint32_t value);
1126 target_ulong load_40x_pit (CPUPPCState *env);
1127 void store_40x_pit (CPUPPCState *env, target_ulong val);
1128 void store_40x_dbcr0 (CPUPPCState *env, uint32_t val);
1129 void store_40x_sler (CPUPPCState *env, uint32_t val);
1130 void store_booke_tcr (CPUPPCState *env, target_ulong val);
1131 void store_booke_tsr (CPUPPCState *env, target_ulong val);
1132 void ppc_tlb_invalidate_all (CPUPPCState *env);
1133 void ppc_tlb_invalidate_one (CPUPPCState *env, target_ulong addr);
1134 #endif
1135 #endif
1136
1137 void store_fpscr(CPUPPCState *env, uint64_t arg, uint32_t mask);
1138
1139 static inline uint64_t ppc_dump_gpr(CPUPPCState *env, int gprn)
1140 {
1141 uint64_t gprv;
1142
1143 gprv = env->gpr[gprn];
1144 #if !defined(TARGET_PPC64)
1145 if (env->flags & POWERPC_FLAG_SPE) {
1146 /* If the CPU implements the SPE extension, we have to get the
1147 * high bits of the GPR from the gprh storage area
1148 */
1149 gprv &= 0xFFFFFFFFULL;
1150 gprv |= (uint64_t)env->gprh[gprn] << 32;
1151 }
1152 #endif
1153
1154 return gprv;
1155 }
1156
1157 /* Device control registers */
1158 int ppc_dcr_read (ppc_dcr_t *dcr_env, int dcrn, uint32_t *valp);
1159 int ppc_dcr_write (ppc_dcr_t *dcr_env, int dcrn, uint32_t val);
1160
1161 static inline CPUPPCState *cpu_init(const char *cpu_model)
1162 {
1163 PowerPCCPU *cpu = cpu_ppc_init(cpu_model);
1164 if (cpu == NULL) {
1165 return NULL;
1166 }
1167 return &cpu->env;
1168 }
1169
1170 #define cpu_exec cpu_ppc_exec
1171 #define cpu_gen_code cpu_ppc_gen_code
1172 #define cpu_signal_handler cpu_ppc_signal_handler
1173 #define cpu_list ppc_cpu_list
1174
1175 #define CPU_SAVE_VERSION 4
1176
1177 /* MMU modes definitions */
1178 #define MMU_MODE0_SUFFIX _user
1179 #define MMU_MODE1_SUFFIX _kernel
1180 #define MMU_MODE2_SUFFIX _hypv
1181 #define MMU_USER_IDX 0
1182 static inline int cpu_mmu_index (CPUPPCState *env)
1183 {
1184 return env->mmu_idx;
1185 }
1186
1187 #if defined(CONFIG_USER_ONLY)
1188 static inline void cpu_clone_regs(CPUPPCState *env, target_ulong newsp)
1189 {
1190 if (newsp)
1191 env->gpr[1] = newsp;
1192 env->gpr[3] = 0;
1193 }
1194 #endif
1195
1196 #include "exec/cpu-all.h"
1197
1198 /*****************************************************************************/
1199 /* CRF definitions */
1200 #define CRF_LT 3
1201 #define CRF_GT 2
1202 #define CRF_EQ 1
1203 #define CRF_SO 0
1204 #define CRF_CH (1 << CRF_LT)
1205 #define CRF_CL (1 << CRF_GT)
1206 #define CRF_CH_OR_CL (1 << CRF_EQ)
1207 #define CRF_CH_AND_CL (1 << CRF_SO)
1208
1209 /* XER definitions */
1210 #define XER_SO 31
1211 #define XER_OV 30
1212 #define XER_CA 29
1213 #define XER_CMP 8
1214 #define XER_BC 0
1215 #define xer_so (env->so)
1216 #define xer_ov (env->ov)
1217 #define xer_ca (env->ca)
1218 #define xer_cmp ((env->xer >> XER_CMP) & 0xFF)
1219 #define xer_bc ((env->xer >> XER_BC) & 0x7F)
1220
1221 /* SPR definitions */
1222 #define SPR_MQ (0x000)
1223 #define SPR_XER (0x001)
1224 #define SPR_601_VRTCU (0x004)
1225 #define SPR_601_VRTCL (0x005)
1226 #define SPR_601_UDECR (0x006)
1227 #define SPR_LR (0x008)
1228 #define SPR_CTR (0x009)
1229 #define SPR_UAMR (0x00C)
1230 #define SPR_DSCR (0x011)
1231 #define SPR_DSISR (0x012)
1232 #define SPR_DAR (0x013) /* DAE for PowerPC 601 */
1233 #define SPR_601_RTCU (0x014)
1234 #define SPR_601_RTCL (0x015)
1235 #define SPR_DECR (0x016)
1236 #define SPR_SDR1 (0x019)
1237 #define SPR_SRR0 (0x01A)
1238 #define SPR_SRR1 (0x01B)
1239 #define SPR_CFAR (0x01C)
1240 #define SPR_AMR (0x01D)
1241 #define SPR_BOOKE_PID (0x030)
1242 #define SPR_BOOKE_DECAR (0x036)
1243 #define SPR_BOOKE_CSRR0 (0x03A)
1244 #define SPR_BOOKE_CSRR1 (0x03B)
1245 #define SPR_BOOKE_DEAR (0x03D)
1246 #define SPR_BOOKE_ESR (0x03E)
1247 #define SPR_BOOKE_IVPR (0x03F)
1248 #define SPR_MPC_EIE (0x050)
1249 #define SPR_MPC_EID (0x051)
1250 #define SPR_MPC_NRI (0x052)
1251 #define SPR_CTRL (0x088)
1252 #define SPR_MPC_CMPA (0x090)
1253 #define SPR_MPC_CMPB (0x091)
1254 #define SPR_MPC_CMPC (0x092)
1255 #define SPR_MPC_CMPD (0x093)
1256 #define SPR_MPC_ECR (0x094)
1257 #define SPR_MPC_DER (0x095)
1258 #define SPR_MPC_COUNTA (0x096)
1259 #define SPR_MPC_COUNTB (0x097)
1260 #define SPR_UCTRL (0x098)
1261 #define SPR_MPC_CMPE (0x098)
1262 #define SPR_MPC_CMPF (0x099)
1263 #define SPR_MPC_CMPG (0x09A)
1264 #define SPR_MPC_CMPH (0x09B)
1265 #define SPR_MPC_LCTRL1 (0x09C)
1266 #define SPR_MPC_LCTRL2 (0x09D)
1267 #define SPR_UAMOR (0x09D)
1268 #define SPR_MPC_ICTRL (0x09E)
1269 #define SPR_MPC_BAR (0x09F)
1270 #define SPR_VRSAVE (0x100)
1271 #define SPR_USPRG0 (0x100)
1272 #define SPR_USPRG1 (0x101)
1273 #define SPR_USPRG2 (0x102)
1274 #define SPR_USPRG3 (0x103)
1275 #define SPR_USPRG4 (0x104)
1276 #define SPR_USPRG5 (0x105)
1277 #define SPR_USPRG6 (0x106)
1278 #define SPR_USPRG7 (0x107)
1279 #define SPR_VTBL (0x10C)
1280 #define SPR_VTBU (0x10D)
1281 #define SPR_SPRG0 (0x110)
1282 #define SPR_SPRG1 (0x111)
1283 #define SPR_SPRG2 (0x112)
1284 #define SPR_SPRG3 (0x113)
1285 #define SPR_SPRG4 (0x114)
1286 #define SPR_SCOMC (0x114)
1287 #define SPR_SPRG5 (0x115)
1288 #define SPR_SCOMD (0x115)
1289 #define SPR_SPRG6 (0x116)
1290 #define SPR_SPRG7 (0x117)
1291 #define SPR_ASR (0x118)
1292 #define SPR_EAR (0x11A)
1293 #define SPR_TBL (0x11C)
1294 #define SPR_TBU (0x11D)
1295 #define SPR_TBU40 (0x11E)
1296 #define SPR_SVR (0x11E)
1297 #define SPR_BOOKE_PIR (0x11E)
1298 #define SPR_PVR (0x11F)
1299 #define SPR_HSPRG0 (0x130)
1300 #define SPR_BOOKE_DBSR (0x130)
1301 #define SPR_HSPRG1 (0x131)
1302 #define SPR_HDSISR (0x132)
1303 #define SPR_HDAR (0x133)
1304 #define SPR_BOOKE_EPCR (0x133)
1305 #define SPR_SPURR (0x134)
1306 #define SPR_BOOKE_DBCR0 (0x134)
1307 #define SPR_IBCR (0x135)
1308 #define SPR_PURR (0x135)
1309 #define SPR_BOOKE_DBCR1 (0x135)
1310 #define SPR_DBCR (0x136)
1311 #define SPR_HDEC (0x136)
1312 #define SPR_BOOKE_DBCR2 (0x136)
1313 #define SPR_HIOR (0x137)
1314 #define SPR_MBAR (0x137)
1315 #define SPR_RMOR (0x138)
1316 #define SPR_BOOKE_IAC1 (0x138)
1317 #define SPR_HRMOR (0x139)
1318 #define SPR_BOOKE_IAC2 (0x139)
1319 #define SPR_HSRR0 (0x13A)
1320 #define SPR_BOOKE_IAC3 (0x13A)
1321 #define SPR_HSRR1 (0x13B)
1322 #define SPR_BOOKE_IAC4 (0x13B)
1323 #define SPR_LPCR (0x13C)
1324 #define SPR_BOOKE_DAC1 (0x13C)
1325 #define SPR_LPIDR (0x13D)
1326 #define SPR_DABR2 (0x13D)
1327 #define SPR_BOOKE_DAC2 (0x13D)
1328 #define SPR_BOOKE_DVC1 (0x13E)
1329 #define SPR_BOOKE_DVC2 (0x13F)
1330 #define SPR_BOOKE_TSR (0x150)
1331 #define SPR_BOOKE_TCR (0x154)
1332 #define SPR_BOOKE_TLB0PS (0x158)
1333 #define SPR_BOOKE_TLB1PS (0x159)
1334 #define SPR_BOOKE_TLB2PS (0x15A)
1335 #define SPR_BOOKE_TLB3PS (0x15B)
1336 #define SPR_BOOKE_MAS7_MAS3 (0x174)
1337 #define SPR_BOOKE_IVOR0 (0x190)
1338 #define SPR_BOOKE_IVOR1 (0x191)
1339 #define SPR_BOOKE_IVOR2 (0x192)
1340 #define SPR_BOOKE_IVOR3 (0x193)
1341 #define SPR_BOOKE_IVOR4 (0x194)
1342 #define SPR_BOOKE_IVOR5 (0x195)
1343 #define SPR_BOOKE_IVOR6 (0x196)
1344 #define SPR_BOOKE_IVOR7 (0x197)
1345 #define SPR_BOOKE_IVOR8 (0x198)
1346 #define SPR_BOOKE_IVOR9 (0x199)
1347 #define SPR_BOOKE_IVOR10 (0x19A)
1348 #define SPR_BOOKE_IVOR11 (0x19B)
1349 #define SPR_BOOKE_IVOR12 (0x19C)
1350 #define SPR_BOOKE_IVOR13 (0x19D)
1351 #define SPR_BOOKE_IVOR14 (0x19E)
1352 #define SPR_BOOKE_IVOR15 (0x19F)
1353 #define SPR_BOOKE_IVOR38 (0x1B0)
1354 #define SPR_BOOKE_IVOR39 (0x1B1)
1355 #define SPR_BOOKE_IVOR40 (0x1B2)
1356 #define SPR_BOOKE_IVOR41 (0x1B3)
1357 #define SPR_BOOKE_IVOR42 (0x1B4)
1358 #define SPR_BOOKE_SPEFSCR (0x200)
1359 #define SPR_Exxx_BBEAR (0x201)
1360 #define SPR_Exxx_BBTAR (0x202)
1361 #define SPR_Exxx_L1CFG0 (0x203)
1362 #define SPR_Exxx_NPIDR (0x205)
1363 #define SPR_ATBL (0x20E)
1364 #define SPR_ATBU (0x20F)
1365 #define SPR_IBAT0U (0x210)
1366 #define SPR_BOOKE_IVOR32 (0x210)
1367 #define SPR_RCPU_MI_GRA (0x210)
1368 #define SPR_IBAT0L (0x211)
1369 #define SPR_BOOKE_IVOR33 (0x211)
1370 #define SPR_IBAT1U (0x212)
1371 #define SPR_BOOKE_IVOR34 (0x212)
1372 #define SPR_IBAT1L (0x213)
1373 #define SPR_BOOKE_IVOR35 (0x213)
1374 #define SPR_IBAT2U (0x214)
1375 #define SPR_BOOKE_IVOR36 (0x214)
1376 #define SPR_IBAT2L (0x215)
1377 #define SPR_BOOKE_IVOR37 (0x215)
1378 #define SPR_IBAT3U (0x216)
1379 #define SPR_IBAT3L (0x217)
1380 #define SPR_DBAT0U (0x218)
1381 #define SPR_RCPU_L2U_GRA (0x218)
1382 #define SPR_DBAT0L (0x219)
1383 #define SPR_DBAT1U (0x21A)
1384 #define SPR_DBAT1L (0x21B)
1385 #define SPR_DBAT2U (0x21C)
1386 #define SPR_DBAT2L (0x21D)
1387 #define SPR_DBAT3U (0x21E)
1388 #define SPR_DBAT3L (0x21F)
1389 #define SPR_IBAT4U (0x230)
1390 #define SPR_RPCU_BBCMCR (0x230)
1391 #define SPR_MPC_IC_CST (0x230)
1392 #define SPR_Exxx_CTXCR (0x230)
1393 #define SPR_IBAT4L (0x231)
1394 #define SPR_MPC_IC_ADR (0x231)
1395 #define SPR_Exxx_DBCR3 (0x231)
1396 #define SPR_IBAT5U (0x232)
1397 #define SPR_MPC_IC_DAT (0x232)
1398 #define SPR_Exxx_DBCNT (0x232)
1399 #define SPR_IBAT5L (0x233)
1400 #define SPR_IBAT6U (0x234)
1401 #define SPR_IBAT6L (0x235)
1402 #define SPR_IBAT7U (0x236)
1403 #define SPR_IBAT7L (0x237)
1404 #define SPR_DBAT4U (0x238)
1405 #define SPR_RCPU_L2U_MCR (0x238)
1406 #define SPR_MPC_DC_CST (0x238)
1407 #define SPR_Exxx_ALTCTXCR (0x238)
1408 #define SPR_DBAT4L (0x239)
1409 #define SPR_MPC_DC_ADR (0x239)
1410 #define SPR_DBAT5U (0x23A)
1411 #define SPR_BOOKE_MCSRR0 (0x23A)
1412 #define SPR_MPC_DC_DAT (0x23A)
1413 #define SPR_DBAT5L (0x23B)
1414 #define SPR_BOOKE_MCSRR1 (0x23B)
1415 #define SPR_DBAT6U (0x23C)
1416 #define SPR_BOOKE_MCSR (0x23C)
1417 #define SPR_DBAT6L (0x23D)
1418 #define SPR_Exxx_MCAR (0x23D)
1419 #define SPR_DBAT7U (0x23E)
1420 #define SPR_BOOKE_DSRR0 (0x23E)
1421 #define SPR_DBAT7L (0x23F)
1422 #define SPR_BOOKE_DSRR1 (0x23F)
1423 #define SPR_BOOKE_SPRG8 (0x25C)
1424 #define SPR_BOOKE_SPRG9 (0x25D)
1425 #define SPR_BOOKE_MAS0 (0x270)
1426 #define SPR_BOOKE_MAS1 (0x271)
1427 #define SPR_BOOKE_MAS2 (0x272)
1428 #define SPR_BOOKE_MAS3 (0x273)
1429 #define SPR_BOOKE_MAS4 (0x274)
1430 #define SPR_BOOKE_MAS5 (0x275)
1431 #define SPR_BOOKE_MAS6 (0x276)
1432 #define SPR_BOOKE_PID1 (0x279)
1433 #define SPR_BOOKE_PID2 (0x27A)
1434 #define SPR_MPC_DPDR (0x280)
1435 #define SPR_MPC_IMMR (0x288)
1436 #define SPR_BOOKE_TLB0CFG (0x2B0)
1437 #define SPR_BOOKE_TLB1CFG (0x2B1)
1438 #define SPR_BOOKE_TLB2CFG (0x2B2)
1439 #define SPR_BOOKE_TLB3CFG (0x2B3)
1440 #define SPR_BOOKE_EPR (0x2BE)
1441 #define SPR_PERF0 (0x300)
1442 #define SPR_RCPU_MI_RBA0 (0x300)
1443 #define SPR_MPC_MI_CTR (0x300)
1444 #define SPR_PERF1 (0x301)
1445 #define SPR_RCPU_MI_RBA1 (0x301)
1446 #define SPR_PERF2 (0x302)
1447 #define SPR_RCPU_MI_RBA2 (0x302)
1448 #define SPR_MPC_MI_AP (0x302)
1449 #define SPR_PERF3 (0x303)
1450 #define SPR_RCPU_MI_RBA3 (0x303)
1451 #define SPR_MPC_MI_EPN (0x303)
1452 #define SPR_PERF4 (0x304)
1453 #define SPR_PERF5 (0x305)
1454 #define SPR_MPC_MI_TWC (0x305)
1455 #define SPR_PERF6 (0x306)
1456 #define SPR_MPC_MI_RPN (0x306)
1457 #define SPR_PERF7 (0x307)
1458 #define SPR_PERF8 (0x308)
1459 #define SPR_RCPU_L2U_RBA0 (0x308)
1460 #define SPR_MPC_MD_CTR (0x308)
1461 #define SPR_PERF9 (0x309)
1462 #define SPR_RCPU_L2U_RBA1 (0x309)
1463 #define SPR_MPC_MD_CASID (0x309)
1464 #define SPR_PERFA (0x30A)
1465 #define SPR_RCPU_L2U_RBA2 (0x30A)
1466 #define SPR_MPC_MD_AP (0x30A)
1467 #define SPR_PERFB (0x30B)
1468 #define SPR_RCPU_L2U_RBA3 (0x30B)
1469 #define SPR_MPC_MD_EPN (0x30B)
1470 #define SPR_PERFC (0x30C)
1471 #define SPR_MPC_MD_TWB (0x30C)
1472 #define SPR_PERFD (0x30D)
1473 #define SPR_MPC_MD_TWC (0x30D)
1474 #define SPR_PERFE (0x30E)
1475 #define SPR_MPC_MD_RPN (0x30E)
1476 #define SPR_PERFF (0x30F)
1477 #define SPR_MPC_MD_TW (0x30F)
1478 #define SPR_UPERF0 (0x310)
1479 #define SPR_UPERF1 (0x311)
1480 #define SPR_UPERF2 (0x312)
1481 #define SPR_UPERF3 (0x313)
1482 #define SPR_UPERF4 (0x314)
1483 #define SPR_UPERF5 (0x315)
1484 #define SPR_UPERF6 (0x316)
1485 #define SPR_UPERF7 (0x317)
1486 #define SPR_UPERF8 (0x318)
1487 #define SPR_UPERF9 (0x319)
1488 #define SPR_UPERFA (0x31A)
1489 #define SPR_UPERFB (0x31B)
1490 #define SPR_UPERFC (0x31C)
1491 #define SPR_UPERFD (0x31D)
1492 #define SPR_UPERFE (0x31E)
1493 #define SPR_UPERFF (0x31F)
1494 #define SPR_RCPU_MI_RA0 (0x320)
1495 #define SPR_MPC_MI_DBCAM (0x320)
1496 #define SPR_RCPU_MI_RA1 (0x321)
1497 #define SPR_MPC_MI_DBRAM0 (0x321)
1498 #define SPR_RCPU_MI_RA2 (0x322)
1499 #define SPR_MPC_MI_DBRAM1 (0x322)
1500 #define SPR_RCPU_MI_RA3 (0x323)
1501 #define SPR_RCPU_L2U_RA0 (0x328)
1502 #define SPR_MPC_MD_DBCAM (0x328)
1503 #define SPR_RCPU_L2U_RA1 (0x329)
1504 #define SPR_MPC_MD_DBRAM0 (0x329)
1505 #define SPR_RCPU_L2U_RA2 (0x32A)
1506 #define SPR_MPC_MD_DBRAM1 (0x32A)
1507 #define SPR_RCPU_L2U_RA3 (0x32B)
1508 #define SPR_440_INV0 (0x370)
1509 #define SPR_440_INV1 (0x371)
1510 #define SPR_440_INV2 (0x372)
1511 #define SPR_440_INV3 (0x373)
1512 #define SPR_440_ITV0 (0x374)
1513 #define SPR_440_ITV1 (0x375)
1514 #define SPR_440_ITV2 (0x376)
1515 #define SPR_440_ITV3 (0x377)
1516 #define SPR_440_CCR1 (0x378)
1517 #define SPR_DCRIPR (0x37B)
1518 #define SPR_PPR (0x380)
1519 #define SPR_750_GQR0 (0x390)
1520 #define SPR_440_DNV0 (0x390)
1521 #define SPR_750_GQR1 (0x391)
1522 #define SPR_440_DNV1 (0x391)
1523 #define SPR_750_GQR2 (0x392)
1524 #define SPR_440_DNV2 (0x392)
1525 #define SPR_750_GQR3 (0x393)
1526 #define SPR_440_DNV3 (0x393)
1527 #define SPR_750_GQR4 (0x394)
1528 #define SPR_440_DTV0 (0x394)
1529 #define SPR_750_GQR5 (0x395)
1530 #define SPR_440_DTV1 (0x395)
1531 #define SPR_750_GQR6 (0x396)
1532 #define SPR_440_DTV2 (0x396)
1533 #define SPR_750_GQR7 (0x397)
1534 #define SPR_440_DTV3 (0x397)
1535 #define SPR_750_THRM4 (0x398)
1536 #define SPR_750CL_HID2 (0x398)
1537 #define SPR_440_DVLIM (0x398)
1538 #define SPR_750_WPAR (0x399)
1539 #define SPR_440_IVLIM (0x399)
1540 #define SPR_750_DMAU (0x39A)
1541 #define SPR_750_DMAL (0x39B)
1542 #define SPR_440_RSTCFG (0x39B)
1543 #define SPR_BOOKE_DCDBTRL (0x39C)
1544 #define SPR_BOOKE_DCDBTRH (0x39D)
1545 #define SPR_BOOKE_ICDBTRL (0x39E)
1546 #define SPR_BOOKE_ICDBTRH (0x39F)
1547 #define SPR_UMMCR2 (0x3A0)
1548 #define SPR_UPMC5 (0x3A1)
1549 #define SPR_UPMC6 (0x3A2)
1550 #define SPR_UBAMR (0x3A7)
1551 #define SPR_UMMCR0 (0x3A8)
1552 #define SPR_UPMC1 (0x3A9)
1553 #define SPR_UPMC2 (0x3AA)
1554 #define SPR_USIAR (0x3AB)
1555 #define SPR_UMMCR1 (0x3AC)
1556 #define SPR_UPMC3 (0x3AD)
1557 #define SPR_UPMC4 (0x3AE)
1558 #define SPR_USDA (0x3AF)
1559 #define SPR_40x_ZPR (0x3B0)
1560 #define SPR_BOOKE_MAS7 (0x3B0)
1561 #define SPR_MMCR2 (0x3B0)
1562 #define SPR_PMC5 (0x3B1)
1563 #define SPR_40x_PID (0x3B1)
1564 #define SPR_PMC6 (0x3B2)
1565 #define SPR_440_MMUCR (0x3B2)
1566 #define SPR_4xx_CCR0 (0x3B3)
1567 #define SPR_BOOKE_EPLC (0x3B3)
1568 #define SPR_405_IAC3 (0x3B4)
1569 #define SPR_BOOKE_EPSC (0x3B4)
1570 #define SPR_405_IAC4 (0x3B5)
1571 #define SPR_405_DVC1 (0x3B6)
1572 #define SPR_405_DVC2 (0x3B7)
1573 #define SPR_BAMR (0x3B7)
1574 #define SPR_MMCR0 (0x3B8)
1575 #define SPR_PMC1 (0x3B9)
1576 #define SPR_40x_SGR (0x3B9)
1577 #define SPR_PMC2 (0x3BA)
1578 #define SPR_40x_DCWR (0x3BA)
1579 #define SPR_SIAR (0x3BB)
1580 #define SPR_405_SLER (0x3BB)
1581 #define SPR_MMCR1 (0x3BC)
1582 #define SPR_405_SU0R (0x3BC)
1583 #define SPR_401_SKR (0x3BC)
1584 #define SPR_PMC3 (0x3BD)
1585 #define SPR_405_DBCR1 (0x3BD)
1586 #define SPR_PMC4 (0x3BE)
1587 #define SPR_SDA (0x3BF)
1588 #define SPR_403_VTBL (0x3CC)
1589 #define SPR_403_VTBU (0x3CD)
1590 #define SPR_DMISS (0x3D0)
1591 #define SPR_DCMP (0x3D1)
1592 #define SPR_HASH1 (0x3D2)
1593 #define SPR_HASH2 (0x3D3)
1594 #define SPR_BOOKE_ICDBDR (0x3D3)
1595 #define SPR_TLBMISS (0x3D4)
1596 #define SPR_IMISS (0x3D4)
1597 #define SPR_40x_ESR (0x3D4)
1598 #define SPR_PTEHI (0x3D5)
1599 #define SPR_ICMP (0x3D5)
1600 #define SPR_40x_DEAR (0x3D5)
1601 #define SPR_PTELO (0x3D6)
1602 #define SPR_RPA (0x3D6)
1603 #define SPR_40x_EVPR (0x3D6)
1604 #define SPR_L3PM (0x3D7)
1605 #define SPR_403_CDBCR (0x3D7)
1606 #define SPR_L3ITCR0 (0x3D8)
1607 #define SPR_TCR (0x3D8)
1608 #define SPR_40x_TSR (0x3D8)
1609 #define SPR_IBR (0x3DA)
1610 #define SPR_40x_TCR (0x3DA)
1611 #define SPR_ESASRR (0x3DB)
1612 #define SPR_40x_PIT (0x3DB)
1613 #define SPR_403_TBL (0x3DC)
1614 #define SPR_403_TBU (0x3DD)
1615 #define SPR_SEBR (0x3DE)
1616 #define SPR_40x_SRR2 (0x3DE)
1617 #define SPR_SER (0x3DF)
1618 #define SPR_40x_SRR3 (0x3DF)
1619 #define SPR_L3OHCR (0x3E8)
1620 #define SPR_L3ITCR1 (0x3E9)
1621 #define SPR_L3ITCR2 (0x3EA)
1622 #define SPR_L3ITCR3 (0x3EB)
1623 #define SPR_HID0 (0x3F0)
1624 #define SPR_40x_DBSR (0x3F0)
1625 #define SPR_HID1 (0x3F1)
1626 #define SPR_IABR (0x3F2)
1627 #define SPR_40x_DBCR0 (0x3F2)
1628 #define SPR_601_HID2 (0x3F2)
1629 #define SPR_Exxx_L1CSR0 (0x3F2)
1630 #define SPR_ICTRL (0x3F3)
1631 #define SPR_HID2 (0x3F3)
1632 #define SPR_750CL_HID4 (0x3F3)
1633 #define SPR_Exxx_L1CSR1 (0x3F3)
1634 #define SPR_440_DBDR (0x3F3)
1635 #define SPR_LDSTDB (0x3F4)
1636 #define SPR_750_TDCL (0x3F4)
1637 #define SPR_40x_IAC1 (0x3F4)
1638 #define SPR_MMUCSR0 (0x3F4)
1639 #define SPR_DABR (0x3F5)
1640 #define DABR_MASK (~(target_ulong)0x7)
1641 #define SPR_Exxx_BUCSR (0x3F5)
1642 #define SPR_40x_IAC2 (0x3F5)
1643 #define SPR_601_HID5 (0x3F5)
1644 #define SPR_40x_DAC1 (0x3F6)
1645 #define SPR_MSSCR0 (0x3F6)
1646 #define SPR_970_HID5 (0x3F6)
1647 #define SPR_MSSSR0 (0x3F7)
1648 #define SPR_MSSCR1 (0x3F7)
1649 #define SPR_DABRX (0x3F7)
1650 #define SPR_40x_DAC2 (0x3F7)
1651 #define SPR_MMUCFG (0x3F7)
1652 #define SPR_LDSTCR (0x3F8)
1653 #define SPR_L2PMCR (0x3F8)
1654 #define SPR_750FX_HID2 (0x3F8)
1655 #define SPR_Exxx_L1FINV0 (0x3F8)
1656 #define SPR_L2CR (0x3F9)
1657 #define SPR_L3CR (0x3FA)
1658 #define SPR_750_TDCH (0x3FA)
1659 #define SPR_IABR2 (0x3FA)
1660 #define SPR_40x_DCCR (0x3FA)
1661 #define SPR_ICTC (0x3FB)
1662 #define SPR_40x_ICCR (0x3FB)
1663 #define SPR_THRM1 (0x3FC)
1664 #define SPR_403_PBL1 (0x3FC)
1665 #define SPR_SP (0x3FD)
1666 #define SPR_THRM2 (0x3FD)
1667 #define SPR_403_PBU1 (0x3FD)
1668 #define SPR_604_HID13 (0x3FD)
1669 #define SPR_LT (0x3FE)
1670 #define SPR_THRM3 (0x3FE)
1671 #define SPR_RCPU_FPECR (0x3FE)
1672 #define SPR_403_PBL2 (0x3FE)
1673 #define SPR_PIR (0x3FF)
1674 #define SPR_403_PBU2 (0x3FF)
1675 #define SPR_601_HID15 (0x3FF)
1676 #define SPR_604_HID15 (0x3FF)
1677 #define SPR_E500_SVR (0x3FF)
1678
1679 /* Disable MAS Interrupt Updates for Hypervisor */
1680 #define EPCR_DMIUH (1 << 22)
1681 /* Disable Guest TLB Management Instructions */
1682 #define EPCR_DGTMI (1 << 23)
1683 /* Guest Interrupt Computation Mode */
1684 #define EPCR_GICM (1 << 24)
1685 /* Interrupt Computation Mode */
1686 #define EPCR_ICM (1 << 25)
1687 /* Disable Embedded Hypervisor Debug */
1688 #define EPCR_DUVD (1 << 26)
1689 /* Instruction Storage Interrupt Directed to Guest State */
1690 #define EPCR_ISIGS (1 << 27)
1691 /* Data Storage Interrupt Directed to Guest State */
1692 #define EPCR_DSIGS (1 << 28)
1693 /* Instruction TLB Error Interrupt Directed to Guest State */
1694 #define EPCR_ITLBGS (1 << 29)
1695 /* Data TLB Error Interrupt Directed to Guest State */
1696 #define EPCR_DTLBGS (1 << 30)
1697 /* External Input Interrupt Directed to Guest State */
1698 #define EPCR_EXTGS (1 << 31)
1699
1700 /*****************************************************************************/
1701 /* PowerPC Instructions types definitions */
1702 enum {
1703 PPC_NONE = 0x0000000000000000ULL,
1704 /* PowerPC base instructions set */
1705 PPC_INSNS_BASE = 0x0000000000000001ULL,
1706 /* integer operations instructions */
1707 #define PPC_INTEGER PPC_INSNS_BASE
1708 /* flow control instructions */
1709 #define PPC_FLOW PPC_INSNS_BASE
1710 /* virtual memory instructions */
1711 #define PPC_MEM PPC_INSNS_BASE
1712 /* ld/st with reservation instructions */
1713 #define PPC_RES PPC_INSNS_BASE
1714 /* spr/msr access instructions */
1715 #define PPC_MISC PPC_INSNS_BASE
1716 /* Deprecated instruction sets */
1717 /* Original POWER instruction set */
1718 PPC_POWER = 0x0000000000000002ULL,
1719 /* POWER2 instruction set extension */
1720 PPC_POWER2 = 0x0000000000000004ULL,
1721 /* Power RTC support */
1722 PPC_POWER_RTC = 0x0000000000000008ULL,
1723 /* Power-to-PowerPC bridge (601) */
1724 PPC_POWER_BR = 0x0000000000000010ULL,
1725 /* 64 bits PowerPC instruction set */
1726 PPC_64B = 0x0000000000000020ULL,
1727 /* New 64 bits extensions (PowerPC 2.0x) */
1728 PPC_64BX = 0x0000000000000040ULL,
1729 /* 64 bits hypervisor extensions */
1730 PPC_64H = 0x0000000000000080ULL,
1731 /* New wait instruction (PowerPC 2.0x) */
1732 PPC_WAIT = 0x0000000000000100ULL,
1733 /* Time base mftb instruction */
1734 PPC_MFTB = 0x0000000000000200ULL,
1735
1736 /* Fixed-point unit extensions */
1737 /* PowerPC 602 specific */
1738 PPC_602_SPEC = 0x0000000000000400ULL,
1739 /* isel instruction */
1740 PPC_ISEL = 0x0000000000000800ULL,
1741 /* popcntb instruction */
1742 PPC_POPCNTB = 0x0000000000001000ULL,
1743 /* string load / store */
1744 PPC_STRING = 0x0000000000002000ULL,
1745
1746 /* Floating-point unit extensions */
1747 /* Optional floating point instructions */
1748 PPC_FLOAT = 0x0000000000010000ULL,
1749 /* New floating-point extensions (PowerPC 2.0x) */
1750 PPC_FLOAT_EXT = 0x0000000000020000ULL,
1751 PPC_FLOAT_FSQRT = 0x0000000000040000ULL,
1752 PPC_FLOAT_FRES = 0x0000000000080000ULL,
1753 PPC_FLOAT_FRSQRTE = 0x0000000000100000ULL,
1754 PPC_FLOAT_FRSQRTES = 0x0000000000200000ULL,
1755 PPC_FLOAT_FSEL = 0x0000000000400000ULL,
1756 PPC_FLOAT_STFIWX = 0x0000000000800000ULL,
1757
1758 /* Vector/SIMD extensions */
1759 /* Altivec support */
1760 PPC_ALTIVEC = 0x0000000001000000ULL,
1761 /* PowerPC 2.03 SPE extension */
1762 PPC_SPE = 0x0000000002000000ULL,
1763 /* PowerPC 2.03 SPE single-precision floating-point extension */
1764 PPC_SPE_SINGLE = 0x0000000004000000ULL,
1765 /* PowerPC 2.03 SPE double-precision floating-point extension */
1766 PPC_SPE_DOUBLE = 0x0000000008000000ULL,
1767
1768 /* Optional memory control instructions */
1769 PPC_MEM_TLBIA = 0x0000000010000000ULL,
1770 PPC_MEM_TLBIE = 0x0000000020000000ULL,
1771 PPC_MEM_TLBSYNC = 0x0000000040000000ULL,
1772 /* sync instruction */
1773 PPC_MEM_SYNC = 0x0000000080000000ULL,
1774 /* eieio instruction */
1775 PPC_MEM_EIEIO = 0x0000000100000000ULL,
1776
1777 /* Cache control instructions */
1778 PPC_CACHE = 0x0000000200000000ULL,
1779 /* icbi instruction */
1780 PPC_CACHE_ICBI = 0x0000000400000000ULL,
1781 /* dcbz instruction */
1782 PPC_CACHE_DCBZ = 0x0000000800000000ULL,
1783 /* dcba instruction */
1784 PPC_CACHE_DCBA = 0x0000002000000000ULL,
1785 /* Freescale cache locking instructions */
1786 PPC_CACHE_LOCK = 0x0000004000000000ULL,
1787
1788 /* MMU related extensions */
1789 /* external control instructions */
1790 PPC_EXTERN = 0x0000010000000000ULL,
1791 /* segment register access instructions */
1792 PPC_SEGMENT = 0x0000020000000000ULL,
1793 /* PowerPC 6xx TLB management instructions */
1794 PPC_6xx_TLB = 0x0000040000000000ULL,
1795 /* PowerPC 74xx TLB management instructions */
1796 PPC_74xx_TLB = 0x0000080000000000ULL,
1797 /* PowerPC 40x TLB management instructions */
1798 PPC_40x_TLB = 0x0000100000000000ULL,
1799 /* segment register access instructions for PowerPC 64 "bridge" */
1800 PPC_SEGMENT_64B = 0x0000200000000000ULL,
1801 /* SLB management */
1802 PPC_SLBI = 0x0000400000000000ULL,
1803
1804 /* Embedded PowerPC dedicated instructions */
1805 PPC_WRTEE = 0x0001000000000000ULL,
1806 /* PowerPC 40x exception model */
1807 PPC_40x_EXCP = 0x0002000000000000ULL,
1808 /* PowerPC 405 Mac instructions */
1809 PPC_405_MAC = 0x0004000000000000ULL,
1810 /* PowerPC 440 specific instructions */
1811 PPC_440_SPEC = 0x0008000000000000ULL,
1812 /* BookE (embedded) PowerPC specification */
1813 PPC_BOOKE = 0x0010000000000000ULL,
1814 /* mfapidi instruction */
1815 PPC_MFAPIDI = 0x0020000000000000ULL,
1816 /* tlbiva instruction */
1817 PPC_TLBIVA = 0x0040000000000000ULL,
1818 /* tlbivax instruction */
1819 PPC_TLBIVAX = 0x0080000000000000ULL,
1820 /* PowerPC 4xx dedicated instructions */
1821 PPC_4xx_COMMON = 0x0100000000000000ULL,
1822 /* PowerPC 40x ibct instructions */
1823 PPC_40x_ICBT = 0x0200000000000000ULL,
1824 /* rfmci is not implemented in all BookE PowerPC */
1825 PPC_RFMCI = 0x0400000000000000ULL,
1826 /* rfdi instruction */
1827 PPC_RFDI = 0x0800000000000000ULL,
1828 /* DCR accesses */
1829 PPC_DCR = 0x1000000000000000ULL,
1830 /* DCR extended accesse */
1831 PPC_DCRX = 0x2000000000000000ULL,
1832 /* user-mode DCR access, implemented in PowerPC 460 */
1833 PPC_DCRUX = 0x4000000000000000ULL,
1834 /* popcntw and popcntd instructions */
1835 PPC_POPCNTWD = 0x8000000000000000ULL,
1836
1837 #define PPC_TCG_INSNS (PPC_INSNS_BASE | PPC_POWER | PPC_POWER2 \
1838 | PPC_POWER_RTC | PPC_POWER_BR | PPC_64B \
1839 | PPC_64BX | PPC_64H | PPC_WAIT | PPC_MFTB \
1840 | PPC_602_SPEC | PPC_ISEL | PPC_POPCNTB \
1841 | PPC_STRING | PPC_FLOAT | PPC_FLOAT_EXT \
1842 | PPC_FLOAT_FSQRT | PPC_FLOAT_FRES \
1843 | PPC_FLOAT_FRSQRTE | PPC_FLOAT_FRSQRTES \
1844 | PPC_FLOAT_FSEL | PPC_FLOAT_STFIWX \
1845 | PPC_ALTIVEC | PPC_SPE | PPC_SPE_SINGLE \
1846 | PPC_SPE_DOUBLE | PPC_MEM_TLBIA \
1847 | PPC_MEM_TLBIE | PPC_MEM_TLBSYNC \
1848 | PPC_MEM_SYNC | PPC_MEM_EIEIO \
1849 | PPC_CACHE | PPC_CACHE_ICBI \
1850 | PPC_CACHE_DCBZ \
1851 | PPC_CACHE_DCBA | PPC_CACHE_LOCK \
1852 | PPC_EXTERN | PPC_SEGMENT | PPC_6xx_TLB \
1853 | PPC_74xx_TLB | PPC_40x_TLB | PPC_SEGMENT_64B \
1854 | PPC_SLBI | PPC_WRTEE | PPC_40x_EXCP \
1855 | PPC_405_MAC | PPC_440_SPEC | PPC_BOOKE \
1856 | PPC_MFAPIDI | PPC_TLBIVA | PPC_TLBIVAX \
1857 | PPC_4xx_COMMON | PPC_40x_ICBT | PPC_RFMCI \
1858 | PPC_RFDI | PPC_DCR | PPC_DCRX | PPC_DCRUX \
1859 | PPC_POPCNTWD)
1860
1861 /* extended type values */
1862
1863 /* BookE 2.06 PowerPC specification */
1864 PPC2_BOOKE206 = 0x0000000000000001ULL,
1865 /* VSX (extensions to Altivec / VMX) */
1866 PPC2_VSX = 0x0000000000000002ULL,
1867 /* Decimal Floating Point (DFP) */
1868 PPC2_DFP = 0x0000000000000004ULL,
1869 /* Embedded.Processor Control */
1870 PPC2_PRCNTL = 0x0000000000000008ULL,
1871 /* Byte-reversed, indexed, double-word load and store */
1872 PPC2_DBRX = 0x0000000000000010ULL,
1873
1874 #define PPC_TCG_INSNS2 (PPC2_BOOKE206 | PPC2_PRCNTL | PPC2_DBRX)
1875 };
1876
1877 /*****************************************************************************/
1878 /* Memory access type :
1879 * may be needed for precise access rights control and precise exceptions.
1880 */
1881 enum {
1882 /* 1 bit to define user level / supervisor access */
1883 ACCESS_USER = 0x00,
1884 ACCESS_SUPER = 0x01,
1885 /* Type of instruction that generated the access */
1886 ACCESS_CODE = 0x10, /* Code fetch access */
1887 ACCESS_INT = 0x20, /* Integer load/store access */
1888 ACCESS_FLOAT = 0x30, /* floating point load/store access */
1889 ACCESS_RES = 0x40, /* load/store with reservation */
1890 ACCESS_EXT = 0x50, /* external access */
1891 ACCESS_CACHE = 0x60, /* Cache manipulation */
1892 };
1893
1894 /* Hardware interruption sources:
1895 * all those exception can be raised simulteaneously
1896 */
1897 /* Input pins definitions */
1898 enum {
1899 /* 6xx bus input pins */
1900 PPC6xx_INPUT_HRESET = 0,
1901 PPC6xx_INPUT_SRESET = 1,
1902 PPC6xx_INPUT_CKSTP_IN = 2,
1903 PPC6xx_INPUT_MCP = 3,
1904 PPC6xx_INPUT_SMI = 4,
1905 PPC6xx_INPUT_INT = 5,
1906 PPC6xx_INPUT_TBEN = 6,
1907 PPC6xx_INPUT_WAKEUP = 7,
1908 PPC6xx_INPUT_NB,
1909 };
1910
1911 enum {
1912 /* Embedded PowerPC input pins */
1913 PPCBookE_INPUT_HRESET = 0,
1914 PPCBookE_INPUT_SRESET = 1,
1915 PPCBookE_INPUT_CKSTP_IN = 2,
1916 PPCBookE_INPUT_MCP = 3,
1917 PPCBookE_INPUT_SMI = 4,
1918 PPCBookE_INPUT_INT = 5,
1919 PPCBookE_INPUT_CINT = 6,
1920 PPCBookE_INPUT_NB,
1921 };
1922
1923 enum {
1924 /* PowerPC E500 input pins */
1925 PPCE500_INPUT_RESET_CORE = 0,
1926 PPCE500_INPUT_MCK = 1,
1927 PPCE500_INPUT_CINT = 3,
1928 PPCE500_INPUT_INT = 4,
1929 PPCE500_INPUT_DEBUG = 6,
1930 PPCE500_INPUT_NB,
1931 };
1932
1933 enum {
1934 /* PowerPC 40x input pins */
1935 PPC40x_INPUT_RESET_CORE = 0,
1936 PPC40x_INPUT_RESET_CHIP = 1,
1937 PPC40x_INPUT_RESET_SYS = 2,
1938 PPC40x_INPUT_CINT = 3,
1939 PPC40x_INPUT_INT = 4,
1940 PPC40x_INPUT_HALT = 5,
1941 PPC40x_INPUT_DEBUG = 6,
1942 PPC40x_INPUT_NB,
1943 };
1944
1945 enum {
1946 /* RCPU input pins */
1947 PPCRCPU_INPUT_PORESET = 0,
1948 PPCRCPU_INPUT_HRESET = 1,
1949 PPCRCPU_INPUT_SRESET = 2,
1950 PPCRCPU_INPUT_IRQ0 = 3,
1951 PPCRCPU_INPUT_IRQ1 = 4,
1952 PPCRCPU_INPUT_IRQ2 = 5,
1953 PPCRCPU_INPUT_IRQ3 = 6,
1954 PPCRCPU_INPUT_IRQ4 = 7,
1955 PPCRCPU_INPUT_IRQ5 = 8,
1956 PPCRCPU_INPUT_IRQ6 = 9,
1957 PPCRCPU_INPUT_IRQ7 = 10,
1958 PPCRCPU_INPUT_NB,
1959 };
1960
1961 #if defined(TARGET_PPC64)
1962 enum {
1963 /* PowerPC 970 input pins */
1964 PPC970_INPUT_HRESET = 0,
1965 PPC970_INPUT_SRESET = 1,
1966 PPC970_INPUT_CKSTP = 2,
1967 PPC970_INPUT_TBEN = 3,
1968 PPC970_INPUT_MCP = 4,
1969 PPC970_INPUT_INT = 5,
1970 PPC970_INPUT_THINT = 6,
1971 PPC970_INPUT_NB,
1972 };
1973
1974 enum {
1975 /* POWER7 input pins */
1976 POWER7_INPUT_INT = 0,
1977 /* POWER7 probably has other inputs, but we don't care about them
1978 * for any existing machine. We can wire these up when we need
1979 * them */
1980 POWER7_INPUT_NB,
1981 };
1982 #endif
1983
1984 /* Hardware exceptions definitions */
1985 enum {
1986 /* External hardware exception sources */
1987 PPC_INTERRUPT_RESET = 0, /* Reset exception */
1988 PPC_INTERRUPT_WAKEUP, /* Wakeup exception */
1989 PPC_INTERRUPT_MCK, /* Machine check exception */
1990 PPC_INTERRUPT_EXT, /* External interrupt */
1991 PPC_INTERRUPT_SMI, /* System management interrupt */
1992 PPC_INTERRUPT_CEXT, /* Critical external interrupt */
1993 PPC_INTERRUPT_DEBUG, /* External debug exception */
1994 PPC_INTERRUPT_THERM, /* Thermal exception */
1995 /* Internal hardware exception sources */
1996 PPC_INTERRUPT_DECR, /* Decrementer exception */
1997 PPC_INTERRUPT_HDECR, /* Hypervisor decrementer exception */
1998 PPC_INTERRUPT_PIT, /* Programmable inteval timer interrupt */
1999 PPC_INTERRUPT_FIT, /* Fixed interval timer interrupt */
2000 PPC_INTERRUPT_WDT, /* Watchdog timer interrupt */
2001 PPC_INTERRUPT_CDOORBELL, /* Critical doorbell interrupt */
2002 PPC_INTERRUPT_DOORBELL, /* Doorbell interrupt */
2003 PPC_INTERRUPT_PERFM, /* Performance monitor interrupt */
2004 };
2005
2006 /* CPU should be reset next, restart from scratch afterwards */
2007 #define CPU_INTERRUPT_RESET CPU_INTERRUPT_TGT_INT_0
2008
2009 /*****************************************************************************/
2010
2011 static inline target_ulong cpu_read_xer(CPUPPCState *env)
2012 {
2013 return env->xer | (env->so << XER_SO) | (env->ov << XER_OV) | (env->ca << XER_CA);
2014 }
2015
2016 static inline void cpu_write_xer(CPUPPCState *env, target_ulong xer)
2017 {
2018 env->so = (xer >> XER_SO) & 1;
2019 env->ov = (xer >> XER_OV) & 1;
2020 env->ca = (xer >> XER_CA) & 1;
2021 env->xer = xer & ~((1u << XER_SO) | (1u << XER_OV) | (1u << XER_CA));
2022 }
2023
2024 static inline void cpu_get_tb_cpu_state(CPUPPCState *env, target_ulong *pc,
2025 target_ulong *cs_base, int *flags)
2026 {
2027 *pc = env->nip;
2028 *cs_base = 0;
2029 *flags = env->hflags;
2030 }
2031
2032 static inline void cpu_set_tls(CPUPPCState *env, target_ulong newtls)
2033 {
2034 #if defined(TARGET_PPC64)
2035 /* The kernel checks TIF_32BIT here; we don't support loading 32-bit
2036 binaries on PPC64 yet. */
2037 env->gpr[13] = newtls;
2038 #else
2039 env->gpr[2] = newtls;
2040 #endif
2041 }
2042
2043 #if !defined(CONFIG_USER_ONLY)
2044 static inline int booke206_tlbm_id(CPUPPCState *env, ppcmas_tlb_t *tlbm)
2045 {
2046 uintptr_t tlbml = (uintptr_t)tlbm;
2047 uintptr_t tlbl = (uintptr_t)env->tlb.tlbm;
2048
2049 return (tlbml - tlbl) / sizeof(env->tlb.tlbm[0]);
2050 }
2051
2052 static inline int booke206_tlb_size(CPUPPCState *env, int tlbn)
2053 {
2054 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2055 int r = tlbncfg & TLBnCFG_N_ENTRY;
2056 return r;
2057 }
2058
2059 static inline int booke206_tlb_ways(CPUPPCState *env, int tlbn)
2060 {
2061 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2062 int r = tlbncfg >> TLBnCFG_ASSOC_SHIFT;
2063 return r;
2064 }
2065
2066 static inline int booke206_tlbm_to_tlbn(CPUPPCState *env, ppcmas_tlb_t *tlbm)
2067 {
2068 int id = booke206_tlbm_id(env, tlbm);
2069 int end = 0;
2070 int i;
2071
2072 for (i = 0; i < BOOKE206_MAX_TLBN; i++) {
2073 end += booke206_tlb_size(env, i);
2074 if (id < end) {
2075 return i;
2076 }
2077 }
2078
2079 cpu_abort(env, "Unknown TLBe: %d\n", id);
2080 return 0;
2081 }
2082
2083 static inline int booke206_tlbm_to_way(CPUPPCState *env, ppcmas_tlb_t *tlb)
2084 {
2085 int tlbn = booke206_tlbm_to_tlbn(env, tlb);
2086 int tlbid = booke206_tlbm_id(env, tlb);
2087 return tlbid & (booke206_tlb_ways(env, tlbn) - 1);
2088 }
2089
2090 static inline ppcmas_tlb_t *booke206_get_tlbm(CPUPPCState *env, const int tlbn,
2091 target_ulong ea, int way)
2092 {
2093 int r;
2094 uint32_t ways = booke206_tlb_ways(env, tlbn);
2095 int ways_bits = ffs(ways) - 1;
2096 int tlb_bits = ffs(booke206_tlb_size(env, tlbn)) - 1;
2097 int i;
2098
2099 way &= ways - 1;
2100 ea >>= MAS2_EPN_SHIFT;
2101 ea &= (1 << (tlb_bits - ways_bits)) - 1;
2102 r = (ea << ways_bits) | way;
2103
2104 if (r >= booke206_tlb_size(env, tlbn)) {
2105 return NULL;
2106 }
2107
2108 /* bump up to tlbn index */
2109 for (i = 0; i < tlbn; i++) {
2110 r += booke206_tlb_size(env, i);
2111 }
2112
2113 return &env->tlb.tlbm[r];
2114 }
2115
2116 /* returns bitmap of supported page sizes for a given TLB */
2117 static inline uint32_t booke206_tlbnps(CPUPPCState *env, const int tlbn)
2118 {
2119 bool mav2 = false;
2120 uint32_t ret = 0;
2121
2122 if (mav2) {
2123 ret = env->spr[SPR_BOOKE_TLB0PS + tlbn];
2124 } else {
2125 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2126 uint32_t min = (tlbncfg & TLBnCFG_MINSIZE) >> TLBnCFG_MINSIZE_SHIFT;
2127 uint32_t max = (tlbncfg & TLBnCFG_MAXSIZE) >> TLBnCFG_MAXSIZE_SHIFT;
2128 int i;
2129 for (i = min; i <= max; i++) {
2130 ret |= (1 << (i << 1));
2131 }
2132 }
2133
2134 return ret;
2135 }
2136
2137 #endif
2138
2139 static inline bool msr_is_64bit(CPUPPCState *env, target_ulong msr)
2140 {
2141 if (env->mmu_model == POWERPC_MMU_BOOKE206) {
2142 return msr & (1ULL << MSR_CM);
2143 }
2144
2145 return msr & (1ULL << MSR_SF);
2146 }
2147
2148 extern void (*cpu_ppc_hypercall)(PowerPCCPU *);
2149
2150 static inline bool cpu_has_work(CPUState *cpu)
2151 {
2152 PowerPCCPU *ppc_cpu = POWERPC_CPU(cpu);
2153 CPUPPCState *env = &ppc_cpu->env;
2154
2155 return msr_ee && (cpu->interrupt_request & CPU_INTERRUPT_HARD);
2156 }
2157
2158 #include "exec/exec-all.h"
2159
2160 static inline void cpu_pc_from_tb(CPUPPCState *env, TranslationBlock *tb)
2161 {
2162 env->nip = tb->pc;
2163 }
2164
2165 void dump_mmu(FILE *f, fprintf_function cpu_fprintf, CPUPPCState *env);
2166
2167 #endif /* !defined (__CPU_PPC_H__) */
Random patches