?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
cirrus: simplify mmio BAR access functions
[qemu/kevin.git] / hw / cirrus_vga.c
blob4f57b92f57340703be6214ac1f7ee50f54b4b8fb
1 /*
2 * QEMU Cirrus CLGD 54xx VGA Emulator.
3 *
4 * Copyright (c) 2004 Fabrice Bellard
5 * Copyright (c) 2004 Makoto Suzuki (suzu)
6 *
7 * Permission is hereby granted, free of charge, to any person obtaining a copy
8 * of this software and associated documentation files (the "Software"), to deal
9 * in the Software without restriction, including without limitation the rights
10 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
11 * copies of the Software, and to permit persons to whom the Software is
12 * furnished to do so, subject to the following conditions:
13 *
14 * The above copyright notice and this permission notice shall be included in
15 * all copies or substantial portions of the Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
22 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
23 * THE SOFTWARE.
24 */
25 /*
26 * Reference: Finn Thogersons' VGADOC4b
27 * available at http://home.worldonline.dk/~finth/
28 */
29 #include "hw.h"
30 #include "pc.h"
31 #include "pci.h"
32 #include "console.h"
33 #include "vga_int.h"
34 #include "loader.h"
35 #include "exec-memory.h"
36
37 /*
38 * TODO:
39 * - destination write mask support not complete (bits 5..7)
40 * - optimize linear mappings
41 * - optimize bitblt functions
42 */
43
44 //#define DEBUG_CIRRUS
45 //#define DEBUG_BITBLT
46
47 /***************************************
48 *
49 * definitions
50 *
51 ***************************************/
52
53 // ID
54 #define CIRRUS_ID_CLGD5422 (0x23<<2)
55 #define CIRRUS_ID_CLGD5426 (0x24<<2)
56 #define CIRRUS_ID_CLGD5424 (0x25<<2)
57 #define CIRRUS_ID_CLGD5428 (0x26<<2)
58 #define CIRRUS_ID_CLGD5430 (0x28<<2)
59 #define CIRRUS_ID_CLGD5434 (0x2A<<2)
60 #define CIRRUS_ID_CLGD5436 (0x2B<<2)
61 #define CIRRUS_ID_CLGD5446 (0x2E<<2)
62
63 // sequencer 0x07
64 #define CIRRUS_SR7_BPP_VGA 0x00
65 #define CIRRUS_SR7_BPP_SVGA 0x01
66 #define CIRRUS_SR7_BPP_MASK 0x0e
67 #define CIRRUS_SR7_BPP_8 0x00
68 #define CIRRUS_SR7_BPP_16_DOUBLEVCLK 0x02
69 #define CIRRUS_SR7_BPP_24 0x04
70 #define CIRRUS_SR7_BPP_16 0x06
71 #define CIRRUS_SR7_BPP_32 0x08
72 #define CIRRUS_SR7_ISAADDR_MASK 0xe0
73
74 // sequencer 0x0f
75 #define CIRRUS_MEMSIZE_512k 0x08
76 #define CIRRUS_MEMSIZE_1M 0x10
77 #define CIRRUS_MEMSIZE_2M 0x18
78 #define CIRRUS_MEMFLAGS_BANKSWITCH 0x80 // bank switching is enabled.
79
80 // sequencer 0x12
81 #define CIRRUS_CURSOR_SHOW 0x01
82 #define CIRRUS_CURSOR_HIDDENPEL 0x02
83 #define CIRRUS_CURSOR_LARGE 0x04 // 64x64 if set, 32x32 if clear
84
85 // sequencer 0x17
86 #define CIRRUS_BUSTYPE_VLBFAST 0x10
87 #define CIRRUS_BUSTYPE_PCI 0x20
88 #define CIRRUS_BUSTYPE_VLBSLOW 0x30
89 #define CIRRUS_BUSTYPE_ISA 0x38
90 #define CIRRUS_MMIO_ENABLE 0x04
91 #define CIRRUS_MMIO_USE_PCIADDR 0x40 // 0xb8000 if cleared.
92 #define CIRRUS_MEMSIZEEXT_DOUBLE 0x80
93
94 // control 0x0b
95 #define CIRRUS_BANKING_DUAL 0x01
96 #define CIRRUS_BANKING_GRANULARITY_16K 0x20 // set:16k, clear:4k
97
98 // control 0x30
99 #define CIRRUS_BLTMODE_BACKWARDS 0x01
100 #define CIRRUS_BLTMODE_MEMSYSDEST 0x02
101 #define CIRRUS_BLTMODE_MEMSYSSRC 0x04
102 #define CIRRUS_BLTMODE_TRANSPARENTCOMP 0x08
103 #define CIRRUS_BLTMODE_PATTERNCOPY 0x40
104 #define CIRRUS_BLTMODE_COLOREXPAND 0x80
105 #define CIRRUS_BLTMODE_PIXELWIDTHMASK 0x30
106 #define CIRRUS_BLTMODE_PIXELWIDTH8 0x00
107 #define CIRRUS_BLTMODE_PIXELWIDTH16 0x10
108 #define CIRRUS_BLTMODE_PIXELWIDTH24 0x20
109 #define CIRRUS_BLTMODE_PIXELWIDTH32 0x30
110
111 // control 0x31
112 #define CIRRUS_BLT_BUSY 0x01
113 #define CIRRUS_BLT_START 0x02
114 #define CIRRUS_BLT_RESET 0x04
115 #define CIRRUS_BLT_FIFOUSED 0x10
116 #define CIRRUS_BLT_AUTOSTART 0x80
117
118 // control 0x32
119 #define CIRRUS_ROP_0 0x00
120 #define CIRRUS_ROP_SRC_AND_DST 0x05
121 #define CIRRUS_ROP_NOP 0x06
122 #define CIRRUS_ROP_SRC_AND_NOTDST 0x09
123 #define CIRRUS_ROP_NOTDST 0x0b
124 #define CIRRUS_ROP_SRC 0x0d
125 #define CIRRUS_ROP_1 0x0e
126 #define CIRRUS_ROP_NOTSRC_AND_DST 0x50
127 #define CIRRUS_ROP_SRC_XOR_DST 0x59
128 #define CIRRUS_ROP_SRC_OR_DST 0x6d
129 #define CIRRUS_ROP_NOTSRC_OR_NOTDST 0x90
130 #define CIRRUS_ROP_SRC_NOTXOR_DST 0x95
131 #define CIRRUS_ROP_SRC_OR_NOTDST 0xad
132 #define CIRRUS_ROP_NOTSRC 0xd0
133 #define CIRRUS_ROP_NOTSRC_OR_DST 0xd6
134 #define CIRRUS_ROP_NOTSRC_AND_NOTDST 0xda
135
136 #define CIRRUS_ROP_NOP_INDEX 2
137 #define CIRRUS_ROP_SRC_INDEX 5
138
139 // control 0x33
140 #define CIRRUS_BLTMODEEXT_SOLIDFILL 0x04
141 #define CIRRUS_BLTMODEEXT_COLOREXPINV 0x02
142 #define CIRRUS_BLTMODEEXT_DWORDGRANULARITY 0x01
143
144 // memory-mapped IO
145 #define CIRRUS_MMIO_BLTBGCOLOR 0x00 // dword
146 #define CIRRUS_MMIO_BLTFGCOLOR 0x04 // dword
147 #define CIRRUS_MMIO_BLTWIDTH 0x08 // word
148 #define CIRRUS_MMIO_BLTHEIGHT 0x0a // word
149 #define CIRRUS_MMIO_BLTDESTPITCH 0x0c // word
150 #define CIRRUS_MMIO_BLTSRCPITCH 0x0e // word
151 #define CIRRUS_MMIO_BLTDESTADDR 0x10 // dword
152 #define CIRRUS_MMIO_BLTSRCADDR 0x14 // dword
153 #define CIRRUS_MMIO_BLTWRITEMASK 0x17 // byte
154 #define CIRRUS_MMIO_BLTMODE 0x18 // byte
155 #define CIRRUS_MMIO_BLTROP 0x1a // byte
156 #define CIRRUS_MMIO_BLTMODEEXT 0x1b // byte
157 #define CIRRUS_MMIO_BLTTRANSPARENTCOLOR 0x1c // word?
158 #define CIRRUS_MMIO_BLTTRANSPARENTCOLORMASK 0x20 // word?
159 #define CIRRUS_MMIO_LINEARDRAW_START_X 0x24 // word
160 #define CIRRUS_MMIO_LINEARDRAW_START_Y 0x26 // word
161 #define CIRRUS_MMIO_LINEARDRAW_END_X 0x28 // word
162 #define CIRRUS_MMIO_LINEARDRAW_END_Y 0x2a // word
163 #define CIRRUS_MMIO_LINEARDRAW_LINESTYLE_INC 0x2c // byte
164 #define CIRRUS_MMIO_LINEARDRAW_LINESTYLE_ROLLOVER 0x2d // byte
165 #define CIRRUS_MMIO_LINEARDRAW_LINESTYLE_MASK 0x2e // byte
166 #define CIRRUS_MMIO_LINEARDRAW_LINESTYLE_ACCUM 0x2f // byte
167 #define CIRRUS_MMIO_BRESENHAM_K1 0x30 // word
168 #define CIRRUS_MMIO_BRESENHAM_K3 0x32 // word
169 #define CIRRUS_MMIO_BRESENHAM_ERROR 0x34 // word
170 #define CIRRUS_MMIO_BRESENHAM_DELTA_MAJOR 0x36 // word
171 #define CIRRUS_MMIO_BRESENHAM_DIRECTION 0x38 // byte
172 #define CIRRUS_MMIO_LINEDRAW_MODE 0x39 // byte
173 #define CIRRUS_MMIO_BLTSTATUS 0x40 // byte
174
175 #define CIRRUS_PNPMMIO_SIZE 0x1000
176
177 #define ABS(a) ((signed)(a) > 0 ? a : -a)
178
179 #define BLTUNSAFE(s) \
180 ( \
181 ( /* check dst is within bounds */ \
182 (s)->cirrus_blt_height * ABS((s)->cirrus_blt_dstpitch) \
183 + ((s)->cirrus_blt_dstaddr & (s)->cirrus_addr_mask) > \
184 (s)->vga.vram_size \
185 ) || \
186 ( /* check src is within bounds */ \
187 (s)->cirrus_blt_height * ABS((s)->cirrus_blt_srcpitch) \
188 + ((s)->cirrus_blt_srcaddr & (s)->cirrus_addr_mask) > \
189 (s)->vga.vram_size \
190 ) \
191 )
192
193 struct CirrusVGAState;
194 typedef void (*cirrus_bitblt_rop_t) (struct CirrusVGAState *s,
195 uint8_t * dst, const uint8_t * src,
196 int dstpitch, int srcpitch,
197 int bltwidth, int bltheight);
198 typedef void (*cirrus_fill_t)(struct CirrusVGAState *s,
199 uint8_t *dst, int dst_pitch, int width, int height);
200
201 typedef struct CirrusVGAState {
202 VGACommonState vga;
203
204 MemoryRegion cirrus_linear_io;
205 MemoryRegion cirrus_linear_bitblt_io;
206 MemoryRegion cirrus_mmio_io;
207 MemoryRegion pci_bar;
208 bool linear_vram; /* vga.vram mapped over cirrus_linear_io */
209 MemoryRegion low_mem_container; /* container for 0xa0000-0xc0000 */
210 MemoryRegion low_mem; /* always mapped, overridden by: */
211 MemoryRegion *cirrus_bank[2]; /* aliases at 0xa0000-0xb0000 */
212 uint32_t cirrus_addr_mask;
213 uint32_t linear_mmio_mask;
214 uint8_t cirrus_shadow_gr0;
215 uint8_t cirrus_shadow_gr1;
216 uint8_t cirrus_hidden_dac_lockindex;
217 uint8_t cirrus_hidden_dac_data;
218 uint32_t cirrus_bank_base[2];
219 uint32_t cirrus_bank_limit[2];
220 uint8_t cirrus_hidden_palette[48];
221 uint32_t hw_cursor_x;
222 uint32_t hw_cursor_y;
223 int cirrus_blt_pixelwidth;
224 int cirrus_blt_width;
225 int cirrus_blt_height;
226 int cirrus_blt_dstpitch;
227 int cirrus_blt_srcpitch;
228 uint32_t cirrus_blt_fgcol;
229 uint32_t cirrus_blt_bgcol;
230 uint32_t cirrus_blt_dstaddr;
231 uint32_t cirrus_blt_srcaddr;
232 uint8_t cirrus_blt_mode;
233 uint8_t cirrus_blt_modeext;
234 cirrus_bitblt_rop_t cirrus_rop;
235 #define CIRRUS_BLTBUFSIZE (2048 * 4) /* one line width */
236 uint8_t cirrus_bltbuf[CIRRUS_BLTBUFSIZE];
237 uint8_t *cirrus_srcptr;
238 uint8_t *cirrus_srcptr_end;
239 uint32_t cirrus_srccounter;
240 /* hwcursor display state */
241 int last_hw_cursor_size;
242 int last_hw_cursor_x;
243 int last_hw_cursor_y;
244 int last_hw_cursor_y_start;
245 int last_hw_cursor_y_end;
246 int real_vram_size; /* XXX: suppress that */
247 int device_id;
248 int bustype;
249 } CirrusVGAState;
250
251 typedef struct PCICirrusVGAState {
252 PCIDevice dev;
253 CirrusVGAState cirrus_vga;
254 } PCICirrusVGAState;
255
256 static uint8_t rop_to_index[256];
257
258 /***************************************
259 *
260 * prototypes.
261 *
262 ***************************************/
263
264
265 static void cirrus_bitblt_reset(CirrusVGAState *s);
266 static void cirrus_update_memory_access(CirrusVGAState *s);
267
268 /***************************************
269 *
270 * raster operations
271 *
272 ***************************************/
273
274 static void cirrus_bitblt_rop_nop(CirrusVGAState *s,
275 uint8_t *dst,const uint8_t *src,
276 int dstpitch,int srcpitch,
277 int bltwidth,int bltheight)
278 {
279 }
280
281 static void cirrus_bitblt_fill_nop(CirrusVGAState *s,
282 uint8_t *dst,
283 int dstpitch, int bltwidth,int bltheight)
284 {
285 }
286
287 #define ROP_NAME 0
288 #define ROP_FN(d, s) 0
289 #include "cirrus_vga_rop.h"
290
291 #define ROP_NAME src_and_dst
292 #define ROP_FN(d, s) (s) & (d)
293 #include "cirrus_vga_rop.h"
294
295 #define ROP_NAME src_and_notdst
296 #define ROP_FN(d, s) (s) & (~(d))
297 #include "cirrus_vga_rop.h"
298
299 #define ROP_NAME notdst
300 #define ROP_FN(d, s) ~(d)
301 #include "cirrus_vga_rop.h"
302
303 #define ROP_NAME src
304 #define ROP_FN(d, s) s
305 #include "cirrus_vga_rop.h"
306
307 #define ROP_NAME 1
308 #define ROP_FN(d, s) ~0
309 #include "cirrus_vga_rop.h"
310
311 #define ROP_NAME notsrc_and_dst
312 #define ROP_FN(d, s) (~(s)) & (d)
313 #include "cirrus_vga_rop.h"
314
315 #define ROP_NAME src_xor_dst
316 #define ROP_FN(d, s) (s) ^ (d)
317 #include "cirrus_vga_rop.h"
318
319 #define ROP_NAME src_or_dst
320 #define ROP_FN(d, s) (s) | (d)
321 #include "cirrus_vga_rop.h"
322
323 #define ROP_NAME notsrc_or_notdst
324 #define ROP_FN(d, s) (~(s)) | (~(d))
325 #include "cirrus_vga_rop.h"
326
327 #define ROP_NAME src_notxor_dst
328 #define ROP_FN(d, s) ~((s) ^ (d))
329 #include "cirrus_vga_rop.h"
330
331 #define ROP_NAME src_or_notdst
332 #define ROP_FN(d, s) (s) | (~(d))
333 #include "cirrus_vga_rop.h"
334
335 #define ROP_NAME notsrc
336 #define ROP_FN(d, s) (~(s))
337 #include "cirrus_vga_rop.h"
338
339 #define ROP_NAME notsrc_or_dst
340 #define ROP_FN(d, s) (~(s)) | (d)
341 #include "cirrus_vga_rop.h"
342
343 #define ROP_NAME notsrc_and_notdst
344 #define ROP_FN(d, s) (~(s)) & (~(d))
345 #include "cirrus_vga_rop.h"
346
347 static const cirrus_bitblt_rop_t cirrus_fwd_rop[16] = {
348 cirrus_bitblt_rop_fwd_0,
349 cirrus_bitblt_rop_fwd_src_and_dst,
350 cirrus_bitblt_rop_nop,
351 cirrus_bitblt_rop_fwd_src_and_notdst,
352 cirrus_bitblt_rop_fwd_notdst,
353 cirrus_bitblt_rop_fwd_src,
354 cirrus_bitblt_rop_fwd_1,
355 cirrus_bitblt_rop_fwd_notsrc_and_dst,
356 cirrus_bitblt_rop_fwd_src_xor_dst,
357 cirrus_bitblt_rop_fwd_src_or_dst,
358 cirrus_bitblt_rop_fwd_notsrc_or_notdst,
359 cirrus_bitblt_rop_fwd_src_notxor_dst,
360 cirrus_bitblt_rop_fwd_src_or_notdst,
361 cirrus_bitblt_rop_fwd_notsrc,
362 cirrus_bitblt_rop_fwd_notsrc_or_dst,
363 cirrus_bitblt_rop_fwd_notsrc_and_notdst,
364 };
365
366 static const cirrus_bitblt_rop_t cirrus_bkwd_rop[16] = {
367 cirrus_bitblt_rop_bkwd_0,
368 cirrus_bitblt_rop_bkwd_src_and_dst,
369 cirrus_bitblt_rop_nop,
370 cirrus_bitblt_rop_bkwd_src_and_notdst,
371 cirrus_bitblt_rop_bkwd_notdst,
372 cirrus_bitblt_rop_bkwd_src,
373 cirrus_bitblt_rop_bkwd_1,
374 cirrus_bitblt_rop_bkwd_notsrc_and_dst,
375 cirrus_bitblt_rop_bkwd_src_xor_dst,
376 cirrus_bitblt_rop_bkwd_src_or_dst,
377 cirrus_bitblt_rop_bkwd_notsrc_or_notdst,
378 cirrus_bitblt_rop_bkwd_src_notxor_dst,
379 cirrus_bitblt_rop_bkwd_src_or_notdst,
380 cirrus_bitblt_rop_bkwd_notsrc,
381 cirrus_bitblt_rop_bkwd_notsrc_or_dst,
382 cirrus_bitblt_rop_bkwd_notsrc_and_notdst,
383 };
384
385 #define TRANSP_ROP(name) {\
386 name ## _8,\
387 name ## _16,\
388 }
389 #define TRANSP_NOP(func) {\
390 func,\
391 func,\
392 }
393
394 static const cirrus_bitblt_rop_t cirrus_fwd_transp_rop[16][2] = {
395 TRANSP_ROP(cirrus_bitblt_rop_fwd_transp_0),
396 TRANSP_ROP(cirrus_bitblt_rop_fwd_transp_src_and_dst),
397 TRANSP_NOP(cirrus_bitblt_rop_nop),
398 TRANSP_ROP(cirrus_bitblt_rop_fwd_transp_src_and_notdst),
399 TRANSP_ROP(cirrus_bitblt_rop_fwd_transp_notdst),
400 TRANSP_ROP(cirrus_bitblt_rop_fwd_transp_src),
401 TRANSP_ROP(cirrus_bitblt_rop_fwd_transp_1),
402 TRANSP_ROP(cirrus_bitblt_rop_fwd_transp_notsrc_and_dst),
403 TRANSP_ROP(cirrus_bitblt_rop_fwd_transp_src_xor_dst),
404 TRANSP_ROP(cirrus_bitblt_rop_fwd_transp_src_or_dst),
405 TRANSP_ROP(cirrus_bitblt_rop_fwd_transp_notsrc_or_notdst),
406 TRANSP_ROP(cirrus_bitblt_rop_fwd_transp_src_notxor_dst),
407 TRANSP_ROP(cirrus_bitblt_rop_fwd_transp_src_or_notdst),
408 TRANSP_ROP(cirrus_bitblt_rop_fwd_transp_notsrc),
409 TRANSP_ROP(cirrus_bitblt_rop_fwd_transp_notsrc_or_dst),
410 TRANSP_ROP(cirrus_bitblt_rop_fwd_transp_notsrc_and_notdst),
411 };
412
413 static const cirrus_bitblt_rop_t cirrus_bkwd_transp_rop[16][2] = {
414 TRANSP_ROP(cirrus_bitblt_rop_bkwd_transp_0),
415 TRANSP_ROP(cirrus_bitblt_rop_bkwd_transp_src_and_dst),
416 TRANSP_NOP(cirrus_bitblt_rop_nop),
417 TRANSP_ROP(cirrus_bitblt_rop_bkwd_transp_src_and_notdst),
418 TRANSP_ROP(cirrus_bitblt_rop_bkwd_transp_notdst),
419 TRANSP_ROP(cirrus_bitblt_rop_bkwd_transp_src),
420 TRANSP_ROP(cirrus_bitblt_rop_bkwd_transp_1),
421 TRANSP_ROP(cirrus_bitblt_rop_bkwd_transp_notsrc_and_dst),
422 TRANSP_ROP(cirrus_bitblt_rop_bkwd_transp_src_xor_dst),
423 TRANSP_ROP(cirrus_bitblt_rop_bkwd_transp_src_or_dst),
424 TRANSP_ROP(cirrus_bitblt_rop_bkwd_transp_notsrc_or_notdst),
425 TRANSP_ROP(cirrus_bitblt_rop_bkwd_transp_src_notxor_dst),
426 TRANSP_ROP(cirrus_bitblt_rop_bkwd_transp_src_or_notdst),
427 TRANSP_ROP(cirrus_bitblt_rop_bkwd_transp_notsrc),
428 TRANSP_ROP(cirrus_bitblt_rop_bkwd_transp_notsrc_or_dst),
429 TRANSP_ROP(cirrus_bitblt_rop_bkwd_transp_notsrc_and_notdst),
430 };
431
432 #define ROP2(name) {\
433 name ## _8,\
434 name ## _16,\
435 name ## _24,\
436 name ## _32,\
437 }
438
439 #define ROP_NOP2(func) {\
440 func,\
441 func,\
442 func,\
443 func,\
444 }
445
446 static const cirrus_bitblt_rop_t cirrus_patternfill[16][4] = {
447 ROP2(cirrus_patternfill_0),
448 ROP2(cirrus_patternfill_src_and_dst),
449 ROP_NOP2(cirrus_bitblt_rop_nop),
450 ROP2(cirrus_patternfill_src_and_notdst),
451 ROP2(cirrus_patternfill_notdst),
452 ROP2(cirrus_patternfill_src),
453 ROP2(cirrus_patternfill_1),
454 ROP2(cirrus_patternfill_notsrc_and_dst),
455 ROP2(cirrus_patternfill_src_xor_dst),
456 ROP2(cirrus_patternfill_src_or_dst),
457 ROP2(cirrus_patternfill_notsrc_or_notdst),
458 ROP2(cirrus_patternfill_src_notxor_dst),
459 ROP2(cirrus_patternfill_src_or_notdst),
460 ROP2(cirrus_patternfill_notsrc),
461 ROP2(cirrus_patternfill_notsrc_or_dst),
462 ROP2(cirrus_patternfill_notsrc_and_notdst),
463 };
464
465 static const cirrus_bitblt_rop_t cirrus_colorexpand_transp[16][4] = {
466 ROP2(cirrus_colorexpand_transp_0),
467 ROP2(cirrus_colorexpand_transp_src_and_dst),
468 ROP_NOP2(cirrus_bitblt_rop_nop),
469 ROP2(cirrus_colorexpand_transp_src_and_notdst),
470 ROP2(cirrus_colorexpand_transp_notdst),
471 ROP2(cirrus_colorexpand_transp_src),
472 ROP2(cirrus_colorexpand_transp_1),
473 ROP2(cirrus_colorexpand_transp_notsrc_and_dst),
474 ROP2(cirrus_colorexpand_transp_src_xor_dst),
475 ROP2(cirrus_colorexpand_transp_src_or_dst),
476 ROP2(cirrus_colorexpand_transp_notsrc_or_notdst),
477 ROP2(cirrus_colorexpand_transp_src_notxor_dst),
478 ROP2(cirrus_colorexpand_transp_src_or_notdst),
479 ROP2(cirrus_colorexpand_transp_notsrc),
480 ROP2(cirrus_colorexpand_transp_notsrc_or_dst),
481 ROP2(cirrus_colorexpand_transp_notsrc_and_notdst),
482 };
483
484 static const cirrus_bitblt_rop_t cirrus_colorexpand[16][4] = {
485 ROP2(cirrus_colorexpand_0),
486 ROP2(cirrus_colorexpand_src_and_dst),
487 ROP_NOP2(cirrus_bitblt_rop_nop),
488 ROP2(cirrus_colorexpand_src_and_notdst),
489 ROP2(cirrus_colorexpand_notdst),
490 ROP2(cirrus_colorexpand_src),
491 ROP2(cirrus_colorexpand_1),
492 ROP2(cirrus_colorexpand_notsrc_and_dst),
493 ROP2(cirrus_colorexpand_src_xor_dst),
494 ROP2(cirrus_colorexpand_src_or_dst),
495 ROP2(cirrus_colorexpand_notsrc_or_notdst),
496 ROP2(cirrus_colorexpand_src_notxor_dst),
497 ROP2(cirrus_colorexpand_src_or_notdst),
498 ROP2(cirrus_colorexpand_notsrc),
499 ROP2(cirrus_colorexpand_notsrc_or_dst),
500 ROP2(cirrus_colorexpand_notsrc_and_notdst),
501 };
502
503 static const cirrus_bitblt_rop_t cirrus_colorexpand_pattern_transp[16][4] = {
504 ROP2(cirrus_colorexpand_pattern_transp_0),
505 ROP2(cirrus_colorexpand_pattern_transp_src_and_dst),
506 ROP_NOP2(cirrus_bitblt_rop_nop),
507 ROP2(cirrus_colorexpand_pattern_transp_src_and_notdst),
508 ROP2(cirrus_colorexpand_pattern_transp_notdst),
509 ROP2(cirrus_colorexpand_pattern_transp_src),
510 ROP2(cirrus_colorexpand_pattern_transp_1),
511 ROP2(cirrus_colorexpand_pattern_transp_notsrc_and_dst),
512 ROP2(cirrus_colorexpand_pattern_transp_src_xor_dst),
513 ROP2(cirrus_colorexpand_pattern_transp_src_or_dst),
514 ROP2(cirrus_colorexpand_pattern_transp_notsrc_or_notdst),
515 ROP2(cirrus_colorexpand_pattern_transp_src_notxor_dst),
516 ROP2(cirrus_colorexpand_pattern_transp_src_or_notdst),
517 ROP2(cirrus_colorexpand_pattern_transp_notsrc),
518 ROP2(cirrus_colorexpand_pattern_transp_notsrc_or_dst),
519 ROP2(cirrus_colorexpand_pattern_transp_notsrc_and_notdst),
520 };
521
522 static const cirrus_bitblt_rop_t cirrus_colorexpand_pattern[16][4] = {
523 ROP2(cirrus_colorexpand_pattern_0),
524 ROP2(cirrus_colorexpand_pattern_src_and_dst),
525 ROP_NOP2(cirrus_bitblt_rop_nop),
526 ROP2(cirrus_colorexpand_pattern_src_and_notdst),
527 ROP2(cirrus_colorexpand_pattern_notdst),
528 ROP2(cirrus_colorexpand_pattern_src),
529 ROP2(cirrus_colorexpand_pattern_1),
530 ROP2(cirrus_colorexpand_pattern_notsrc_and_dst),
531 ROP2(cirrus_colorexpand_pattern_src_xor_dst),
532 ROP2(cirrus_colorexpand_pattern_src_or_dst),
533 ROP2(cirrus_colorexpand_pattern_notsrc_or_notdst),
534 ROP2(cirrus_colorexpand_pattern_src_notxor_dst),
535 ROP2(cirrus_colorexpand_pattern_src_or_notdst),
536 ROP2(cirrus_colorexpand_pattern_notsrc),
537 ROP2(cirrus_colorexpand_pattern_notsrc_or_dst),
538 ROP2(cirrus_colorexpand_pattern_notsrc_and_notdst),
539 };
540
541 static const cirrus_fill_t cirrus_fill[16][4] = {
542 ROP2(cirrus_fill_0),
543 ROP2(cirrus_fill_src_and_dst),
544 ROP_NOP2(cirrus_bitblt_fill_nop),
545 ROP2(cirrus_fill_src_and_notdst),
546 ROP2(cirrus_fill_notdst),
547 ROP2(cirrus_fill_src),
548 ROP2(cirrus_fill_1),
549 ROP2(cirrus_fill_notsrc_and_dst),
550 ROP2(cirrus_fill_src_xor_dst),
551 ROP2(cirrus_fill_src_or_dst),
552 ROP2(cirrus_fill_notsrc_or_notdst),
553 ROP2(cirrus_fill_src_notxor_dst),
554 ROP2(cirrus_fill_src_or_notdst),
555 ROP2(cirrus_fill_notsrc),
556 ROP2(cirrus_fill_notsrc_or_dst),
557 ROP2(cirrus_fill_notsrc_and_notdst),
558 };
559
560 static inline void cirrus_bitblt_fgcol(CirrusVGAState *s)
561 {
562 unsigned int color;
563 switch (s->cirrus_blt_pixelwidth) {
564 case 1:
565 s->cirrus_blt_fgcol = s->cirrus_shadow_gr1;
566 break;
567 case 2:
568 color = s->cirrus_shadow_gr1 | (s->vga.gr[0x11] << 8);
569 s->cirrus_blt_fgcol = le16_to_cpu(color);
570 break;
571 case 3:
572 s->cirrus_blt_fgcol = s->cirrus_shadow_gr1 |
573 (s->vga.gr[0x11] << 8) | (s->vga.gr[0x13] << 16);
574 break;
575 default:
576 case 4:
577 color = s->cirrus_shadow_gr1 | (s->vga.gr[0x11] << 8) |
578 (s->vga.gr[0x13] << 16) | (s->vga.gr[0x15] << 24);
579 s->cirrus_blt_fgcol = le32_to_cpu(color);
580 break;
581 }
582 }
583
584 static inline void cirrus_bitblt_bgcol(CirrusVGAState *s)
585 {
586 unsigned int color;
587 switch (s->cirrus_blt_pixelwidth) {
588 case 1:
589 s->cirrus_blt_bgcol = s->cirrus_shadow_gr0;
590 break;
591 case 2:
592 color = s->cirrus_shadow_gr0 | (s->vga.gr[0x10] << 8);
593 s->cirrus_blt_bgcol = le16_to_cpu(color);
594 break;
595 case 3:
596 s->cirrus_blt_bgcol = s->cirrus_shadow_gr0 |
597 (s->vga.gr[0x10] << 8) | (s->vga.gr[0x12] << 16);
598 break;
599 default:
600 case 4:
601 color = s->cirrus_shadow_gr0 | (s->vga.gr[0x10] << 8) |
602 (s->vga.gr[0x12] << 16) | (s->vga.gr[0x14] << 24);
603 s->cirrus_blt_bgcol = le32_to_cpu(color);
604 break;
605 }
606 }
607
608 static void cirrus_invalidate_region(CirrusVGAState * s, int off_begin,
609 int off_pitch, int bytesperline,
610 int lines)
611 {
612 int y;
613 int off_cur;
614 int off_cur_end;
615
616 for (y = 0; y < lines; y++) {
617 off_cur = off_begin;
618 off_cur_end = (off_cur + bytesperline) & s->cirrus_addr_mask;
619 off_cur &= TARGET_PAGE_MASK;
620 while (off_cur < off_cur_end) {
621 memory_region_set_dirty(&s->vga.vram, off_cur);
622 off_cur += TARGET_PAGE_SIZE;
623 }
624 off_begin += off_pitch;
625 }
626 }
627
628 static int cirrus_bitblt_common_patterncopy(CirrusVGAState * s,
629 const uint8_t * src)
630 {
631 uint8_t *dst;
632
633 dst = s->vga.vram_ptr + (s->cirrus_blt_dstaddr & s->cirrus_addr_mask);
634
635 if (BLTUNSAFE(s))
636 return 0;
637
638 (*s->cirrus_rop) (s, dst, src,
639 s->cirrus_blt_dstpitch, 0,
640 s->cirrus_blt_width, s->cirrus_blt_height);
641 cirrus_invalidate_region(s, s->cirrus_blt_dstaddr,
642 s->cirrus_blt_dstpitch, s->cirrus_blt_width,
643 s->cirrus_blt_height);
644 return 1;
645 }
646
647 /* fill */
648
649 static int cirrus_bitblt_solidfill(CirrusVGAState *s, int blt_rop)
650 {
651 cirrus_fill_t rop_func;
652
653 if (BLTUNSAFE(s))
654 return 0;
655 rop_func = cirrus_fill[rop_to_index[blt_rop]][s->cirrus_blt_pixelwidth - 1];
656 rop_func(s, s->vga.vram_ptr + (s->cirrus_blt_dstaddr & s->cirrus_addr_mask),
657 s->cirrus_blt_dstpitch,
658 s->cirrus_blt_width, s->cirrus_blt_height);
659 cirrus_invalidate_region(s, s->cirrus_blt_dstaddr,
660 s->cirrus_blt_dstpitch, s->cirrus_blt_width,
661 s->cirrus_blt_height);
662 cirrus_bitblt_reset(s);
663 return 1;
664 }
665
666 /***************************************
667 *
668 * bitblt (video-to-video)
669 *
670 ***************************************/
671
672 static int cirrus_bitblt_videotovideo_patterncopy(CirrusVGAState * s)
673 {
674 return cirrus_bitblt_common_patterncopy(s,
675 s->vga.vram_ptr + ((s->cirrus_blt_srcaddr & ~7) &
676 s->cirrus_addr_mask));
677 }
678
679 static void cirrus_do_copy(CirrusVGAState *s, int dst, int src, int w, int h)
680 {
681 int sx = 0, sy = 0;
682 int dx = 0, dy = 0;
683 int depth = 0;
684 int notify = 0;
685
686 /* make sure to only copy if it's a plain copy ROP */
687 if (*s->cirrus_rop == cirrus_bitblt_rop_fwd_src ||
688 *s->cirrus_rop == cirrus_bitblt_rop_bkwd_src) {
689
690 int width, height;
691
692 depth = s->vga.get_bpp(&s->vga) / 8;
693 s->vga.get_resolution(&s->vga, &width, &height);
694
695 /* extra x, y */
696 sx = (src % ABS(s->cirrus_blt_srcpitch)) / depth;
697 sy = (src / ABS(s->cirrus_blt_srcpitch));
698 dx = (dst % ABS(s->cirrus_blt_dstpitch)) / depth;
699 dy = (dst / ABS(s->cirrus_blt_dstpitch));
700
701 /* normalize width */
702 w /= depth;
703
704 /* if we're doing a backward copy, we have to adjust
705 our x/y to be the upper left corner (instead of the lower
706 right corner) */
707 if (s->cirrus_blt_dstpitch < 0) {
708 sx -= (s->cirrus_blt_width / depth) - 1;
709 dx -= (s->cirrus_blt_width / depth) - 1;
710 sy -= s->cirrus_blt_height - 1;
711 dy -= s->cirrus_blt_height - 1;
712 }
713
714 /* are we in the visible portion of memory? */
715 if (sx >= 0 && sy >= 0 && dx >= 0 && dy >= 0 &&
716 (sx + w) <= width && (sy + h) <= height &&
717 (dx + w) <= width && (dy + h) <= height) {
718 notify = 1;
719 }
720 }
721
722 /* we have to flush all pending changes so that the copy
723 is generated at the appropriate moment in time */
724 if (notify)
725 vga_hw_update();
726
727 (*s->cirrus_rop) (s, s->vga.vram_ptr +
728 (s->cirrus_blt_dstaddr & s->cirrus_addr_mask),
729 s->vga.vram_ptr +
730 (s->cirrus_blt_srcaddr & s->cirrus_addr_mask),
731 s->cirrus_blt_dstpitch, s->cirrus_blt_srcpitch,
732 s->cirrus_blt_width, s->cirrus_blt_height);
733
734 if (notify)
735 qemu_console_copy(s->vga.ds,
736 sx, sy, dx, dy,
737 s->cirrus_blt_width / depth,
738 s->cirrus_blt_height);
739
740 /* we don't have to notify the display that this portion has
741 changed since qemu_console_copy implies this */
742
743 cirrus_invalidate_region(s, s->cirrus_blt_dstaddr,
744 s->cirrus_blt_dstpitch, s->cirrus_blt_width,
745 s->cirrus_blt_height);
746 }
747
748 static int cirrus_bitblt_videotovideo_copy(CirrusVGAState * s)
749 {
750 if (BLTUNSAFE(s))
751 return 0;
752
753 cirrus_do_copy(s, s->cirrus_blt_dstaddr - s->vga.start_addr,
754 s->cirrus_blt_srcaddr - s->vga.start_addr,
755 s->cirrus_blt_width, s->cirrus_blt_height);
756
757 return 1;
758 }
759
760 /***************************************
761 *
762 * bitblt (cpu-to-video)
763 *
764 ***************************************/
765
766 static void cirrus_bitblt_cputovideo_next(CirrusVGAState * s)
767 {
768 int copy_count;
769 uint8_t *end_ptr;
770
771 if (s->cirrus_srccounter > 0) {
772 if (s->cirrus_blt_mode & CIRRUS_BLTMODE_PATTERNCOPY) {
773 cirrus_bitblt_common_patterncopy(s, s->cirrus_bltbuf);
774 the_end:
775 s->cirrus_srccounter = 0;
776 cirrus_bitblt_reset(s);
777 } else {
778 /* at least one scan line */
779 do {
780 (*s->cirrus_rop)(s, s->vga.vram_ptr +
781 (s->cirrus_blt_dstaddr & s->cirrus_addr_mask),
782 s->cirrus_bltbuf, 0, 0, s->cirrus_blt_width, 1);
783 cirrus_invalidate_region(s, s->cirrus_blt_dstaddr, 0,
784 s->cirrus_blt_width, 1);
785 s->cirrus_blt_dstaddr += s->cirrus_blt_dstpitch;
786 s->cirrus_srccounter -= s->cirrus_blt_srcpitch;
787 if (s->cirrus_srccounter <= 0)
788 goto the_end;
789 /* more bytes than needed can be transfered because of
790 word alignment, so we keep them for the next line */
791 /* XXX: keep alignment to speed up transfer */
792 end_ptr = s->cirrus_bltbuf + s->cirrus_blt_srcpitch;
793 copy_count = s->cirrus_srcptr_end - end_ptr;
794 memmove(s->cirrus_bltbuf, end_ptr, copy_count);
795 s->cirrus_srcptr = s->cirrus_bltbuf + copy_count;
796 s->cirrus_srcptr_end = s->cirrus_bltbuf + s->cirrus_blt_srcpitch;
797 } while (s->cirrus_srcptr >= s->cirrus_srcptr_end);
798 }
799 }
800 }
801
802 /***************************************
803 *
804 * bitblt wrapper
805 *
806 ***************************************/
807
808 static void cirrus_bitblt_reset(CirrusVGAState * s)
809 {
810 int need_update;
811
812 s->vga.gr[0x31] &=
813 ~(CIRRUS_BLT_START | CIRRUS_BLT_BUSY | CIRRUS_BLT_FIFOUSED);
814 need_update = s->cirrus_srcptr != &s->cirrus_bltbuf[0]
815 || s->cirrus_srcptr_end != &s->cirrus_bltbuf[0];
816 s->cirrus_srcptr = &s->cirrus_bltbuf[0];
817 s->cirrus_srcptr_end = &s->cirrus_bltbuf[0];
818 s->cirrus_srccounter = 0;
819 if (!need_update)
820 return;
821 cirrus_update_memory_access(s);
822 }
823
824 static int cirrus_bitblt_cputovideo(CirrusVGAState * s)
825 {
826 int w;
827
828 s->cirrus_blt_mode &= ~CIRRUS_BLTMODE_MEMSYSSRC;
829 s->cirrus_srcptr = &s->cirrus_bltbuf[0];
830 s->cirrus_srcptr_end = &s->cirrus_bltbuf[0];
831
832 if (s->cirrus_blt_mode & CIRRUS_BLTMODE_PATTERNCOPY) {
833 if (s->cirrus_blt_mode & CIRRUS_BLTMODE_COLOREXPAND) {
834 s->cirrus_blt_srcpitch = 8;
835 } else {
836 /* XXX: check for 24 bpp */
837 s->cirrus_blt_srcpitch = 8 * 8 * s->cirrus_blt_pixelwidth;
838 }
839 s->cirrus_srccounter = s->cirrus_blt_srcpitch;
840 } else {
841 if (s->cirrus_blt_mode & CIRRUS_BLTMODE_COLOREXPAND) {
842 w = s->cirrus_blt_width / s->cirrus_blt_pixelwidth;
843 if (s->cirrus_blt_modeext & CIRRUS_BLTMODEEXT_DWORDGRANULARITY)
844 s->cirrus_blt_srcpitch = ((w + 31) >> 5);
845 else
846 s->cirrus_blt_srcpitch = ((w + 7) >> 3);
847 } else {
848 /* always align input size to 32 bits */
849 s->cirrus_blt_srcpitch = (s->cirrus_blt_width + 3) & ~3;
850 }
851 s->cirrus_srccounter = s->cirrus_blt_srcpitch * s->cirrus_blt_height;
852 }
853 s->cirrus_srcptr = s->cirrus_bltbuf;
854 s->cirrus_srcptr_end = s->cirrus_bltbuf + s->cirrus_blt_srcpitch;
855 cirrus_update_memory_access(s);
856 return 1;
857 }
858
859 static int cirrus_bitblt_videotocpu(CirrusVGAState * s)
860 {
861 /* XXX */
862 #ifdef DEBUG_BITBLT
863 printf("cirrus: bitblt (video to cpu) is not implemented yet\n");
864 #endif
865 return 0;
866 }
867
868 static int cirrus_bitblt_videotovideo(CirrusVGAState * s)
869 {
870 int ret;
871
872 if (s->cirrus_blt_mode & CIRRUS_BLTMODE_PATTERNCOPY) {
873 ret = cirrus_bitblt_videotovideo_patterncopy(s);
874 } else {
875 ret = cirrus_bitblt_videotovideo_copy(s);
876 }
877 if (ret)
878 cirrus_bitblt_reset(s);
879 return ret;
880 }
881
882 static void cirrus_bitblt_start(CirrusVGAState * s)
883 {
884 uint8_t blt_rop;
885
886 s->vga.gr[0x31] |= CIRRUS_BLT_BUSY;
887
888 s->cirrus_blt_width = (s->vga.gr[0x20] | (s->vga.gr[0x21] << 8)) + 1;
889 s->cirrus_blt_height = (s->vga.gr[0x22] | (s->vga.gr[0x23] << 8)) + 1;
890 s->cirrus_blt_dstpitch = (s->vga.gr[0x24] | (s->vga.gr[0x25] << 8));
891 s->cirrus_blt_srcpitch = (s->vga.gr[0x26] | (s->vga.gr[0x27] << 8));
892 s->cirrus_blt_dstaddr =
893 (s->vga.gr[0x28] | (s->vga.gr[0x29] << 8) | (s->vga.gr[0x2a] << 16));
894 s->cirrus_blt_srcaddr =
895 (s->vga.gr[0x2c] | (s->vga.gr[0x2d] << 8) | (s->vga.gr[0x2e] << 16));
896 s->cirrus_blt_mode = s->vga.gr[0x30];
897 s->cirrus_blt_modeext = s->vga.gr[0x33];
898 blt_rop = s->vga.gr[0x32];
899
900 #ifdef DEBUG_BITBLT
901 printf("rop=0x%02x mode=0x%02x modeext=0x%02x w=%d h=%d dpitch=%d spitch=%d daddr=0x%08x saddr=0x%08x writemask=0x%02x\n",
902 blt_rop,
903 s->cirrus_blt_mode,
904 s->cirrus_blt_modeext,
905 s->cirrus_blt_width,
906 s->cirrus_blt_height,
907 s->cirrus_blt_dstpitch,
908 s->cirrus_blt_srcpitch,
909 s->cirrus_blt_dstaddr,
910 s->cirrus_blt_srcaddr,
911 s->vga.gr[0x2f]);
912 #endif
913
914 switch (s->cirrus_blt_mode & CIRRUS_BLTMODE_PIXELWIDTHMASK) {
915 case CIRRUS_BLTMODE_PIXELWIDTH8:
916 s->cirrus_blt_pixelwidth = 1;
917 break;
918 case CIRRUS_BLTMODE_PIXELWIDTH16:
919 s->cirrus_blt_pixelwidth = 2;
920 break;
921 case CIRRUS_BLTMODE_PIXELWIDTH24:
922 s->cirrus_blt_pixelwidth = 3;
923 break;
924 case CIRRUS_BLTMODE_PIXELWIDTH32:
925 s->cirrus_blt_pixelwidth = 4;
926 break;
927 default:
928 #ifdef DEBUG_BITBLT
929 printf("cirrus: bitblt - pixel width is unknown\n");
930 #endif
931 goto bitblt_ignore;
932 }
933 s->cirrus_blt_mode &= ~CIRRUS_BLTMODE_PIXELWIDTHMASK;
934
935 if ((s->
936 cirrus_blt_mode & (CIRRUS_BLTMODE_MEMSYSSRC |
937 CIRRUS_BLTMODE_MEMSYSDEST))
938 == (CIRRUS_BLTMODE_MEMSYSSRC | CIRRUS_BLTMODE_MEMSYSDEST)) {
939 #ifdef DEBUG_BITBLT
940 printf("cirrus: bitblt - memory-to-memory copy is requested\n");
941 #endif
942 goto bitblt_ignore;
943 }
944
945 if ((s->cirrus_blt_modeext & CIRRUS_BLTMODEEXT_SOLIDFILL) &&
946 (s->cirrus_blt_mode & (CIRRUS_BLTMODE_MEMSYSDEST |
947 CIRRUS_BLTMODE_TRANSPARENTCOMP |
948 CIRRUS_BLTMODE_PATTERNCOPY |
949 CIRRUS_BLTMODE_COLOREXPAND)) ==
950 (CIRRUS_BLTMODE_PATTERNCOPY | CIRRUS_BLTMODE_COLOREXPAND)) {
951 cirrus_bitblt_fgcol(s);
952 cirrus_bitblt_solidfill(s, blt_rop);
953 } else {
954 if ((s->cirrus_blt_mode & (CIRRUS_BLTMODE_COLOREXPAND |
955 CIRRUS_BLTMODE_PATTERNCOPY)) ==
956 CIRRUS_BLTMODE_COLOREXPAND) {
957
958 if (s->cirrus_blt_mode & CIRRUS_BLTMODE_TRANSPARENTCOMP) {
959 if (s->cirrus_blt_modeext & CIRRUS_BLTMODEEXT_COLOREXPINV)
960 cirrus_bitblt_bgcol(s);
961 else
962 cirrus_bitblt_fgcol(s);
963 s->cirrus_rop = cirrus_colorexpand_transp[rop_to_index[blt_rop]][s->cirrus_blt_pixelwidth - 1];
964 } else {
965 cirrus_bitblt_fgcol(s);
966 cirrus_bitblt_bgcol(s);
967 s->cirrus_rop = cirrus_colorexpand[rop_to_index[blt_rop]][s->cirrus_blt_pixelwidth - 1];
968 }
969 } else if (s->cirrus_blt_mode & CIRRUS_BLTMODE_PATTERNCOPY) {
970 if (s->cirrus_blt_mode & CIRRUS_BLTMODE_COLOREXPAND) {
971 if (s->cirrus_blt_mode & CIRRUS_BLTMODE_TRANSPARENTCOMP) {
972 if (s->cirrus_blt_modeext & CIRRUS_BLTMODEEXT_COLOREXPINV)
973 cirrus_bitblt_bgcol(s);
974 else
975 cirrus_bitblt_fgcol(s);
976 s->cirrus_rop = cirrus_colorexpand_pattern_transp[rop_to_index[blt_rop]][s->cirrus_blt_pixelwidth - 1];
977 } else {
978 cirrus_bitblt_fgcol(s);
979 cirrus_bitblt_bgcol(s);
980 s->cirrus_rop = cirrus_colorexpand_pattern[rop_to_index[blt_rop]][s->cirrus_blt_pixelwidth - 1];
981 }
982 } else {
983 s->cirrus_rop = cirrus_patternfill[rop_to_index[blt_rop]][s->cirrus_blt_pixelwidth - 1];
984 }
985 } else {
986 if (s->cirrus_blt_mode & CIRRUS_BLTMODE_TRANSPARENTCOMP) {
987 if (s->cirrus_blt_pixelwidth > 2) {
988 printf("src transparent without colorexpand must be 8bpp or 16bpp\n");
989 goto bitblt_ignore;
990 }
991 if (s->cirrus_blt_mode & CIRRUS_BLTMODE_BACKWARDS) {
992 s->cirrus_blt_dstpitch = -s->cirrus_blt_dstpitch;
993 s->cirrus_blt_srcpitch = -s->cirrus_blt_srcpitch;
994 s->cirrus_rop = cirrus_bkwd_transp_rop[rop_to_index[blt_rop]][s->cirrus_blt_pixelwidth - 1];
995 } else {
996 s->cirrus_rop = cirrus_fwd_transp_rop[rop_to_index[blt_rop]][s->cirrus_blt_pixelwidth - 1];
997 }
998 } else {
999 if (s->cirrus_blt_mode & CIRRUS_BLTMODE_BACKWARDS) {
1000 s->cirrus_blt_dstpitch = -s->cirrus_blt_dstpitch;
1001 s->cirrus_blt_srcpitch = -s->cirrus_blt_srcpitch;
1002 s->cirrus_rop = cirrus_bkwd_rop[rop_to_index[blt_rop]];
1003 } else {
1004 s->cirrus_rop = cirrus_fwd_rop[rop_to_index[blt_rop]];
1005 }
1006 }
1007 }
1008 // setup bitblt engine.
1009 if (s->cirrus_blt_mode & CIRRUS_BLTMODE_MEMSYSSRC) {
1010 if (!cirrus_bitblt_cputovideo(s))
1011 goto bitblt_ignore;
1012 } else if (s->cirrus_blt_mode & CIRRUS_BLTMODE_MEMSYSDEST) {
1013 if (!cirrus_bitblt_videotocpu(s))
1014 goto bitblt_ignore;
1015 } else {
1016 if (!cirrus_bitblt_videotovideo(s))
1017 goto bitblt_ignore;
1018 }
1019 }
1020 return;
1021 bitblt_ignore:;
1022 cirrus_bitblt_reset(s);
1023 }
1024
1025 static void cirrus_write_bitblt(CirrusVGAState * s, unsigned reg_value)
1026 {
1027 unsigned old_value;
1028
1029 old_value = s->vga.gr[0x31];
1030 s->vga.gr[0x31] = reg_value;
1031
1032 if (((old_value & CIRRUS_BLT_RESET) != 0) &&
1033 ((reg_value & CIRRUS_BLT_RESET) == 0)) {
1034 cirrus_bitblt_reset(s);
1035 } else if (((old_value & CIRRUS_BLT_START) == 0) &&
1036 ((reg_value & CIRRUS_BLT_START) != 0)) {
1037 cirrus_bitblt_start(s);
1038 }
1039 }
1040
1041
1042 /***************************************
1043 *
1044 * basic parameters
1045 *
1046 ***************************************/
1047
1048 static void cirrus_get_offsets(VGACommonState *s1,
1049 uint32_t *pline_offset,
1050 uint32_t *pstart_addr,
1051 uint32_t *pline_compare)
1052 {
1053 CirrusVGAState * s = container_of(s1, CirrusVGAState, vga);
1054 uint32_t start_addr, line_offset, line_compare;
1055
1056 line_offset = s->vga.cr[0x13]
1057 | ((s->vga.cr[0x1b] & 0x10) << 4);
1058 line_offset <<= 3;
1059 *pline_offset = line_offset;
1060
1061 start_addr = (s->vga.cr[0x0c] << 8)
1062 | s->vga.cr[0x0d]
1063 | ((s->vga.cr[0x1b] & 0x01) << 16)
1064 | ((s->vga.cr[0x1b] & 0x0c) << 15)
1065 | ((s->vga.cr[0x1d] & 0x80) << 12);
1066 *pstart_addr = start_addr;
1067
1068 line_compare = s->vga.cr[0x18] |
1069 ((s->vga.cr[0x07] & 0x10) << 4) |
1070 ((s->vga.cr[0x09] & 0x40) << 3);
1071 *pline_compare = line_compare;
1072 }
1073
1074 static uint32_t cirrus_get_bpp16_depth(CirrusVGAState * s)
1075 {
1076 uint32_t ret = 16;
1077
1078 switch (s->cirrus_hidden_dac_data & 0xf) {
1079 case 0:
1080 ret = 15;
1081 break; /* Sierra HiColor */
1082 case 1:
1083 ret = 16;
1084 break; /* XGA HiColor */
1085 default:
1086 #ifdef DEBUG_CIRRUS
1087 printf("cirrus: invalid DAC value %x in 16bpp\n",
1088 (s->cirrus_hidden_dac_data & 0xf));
1089 #endif
1090 ret = 15; /* XXX */
1091 break;
1092 }
1093 return ret;
1094 }
1095
1096 static int cirrus_get_bpp(VGACommonState *s1)
1097 {
1098 CirrusVGAState * s = container_of(s1, CirrusVGAState, vga);
1099 uint32_t ret = 8;
1100
1101 if ((s->vga.sr[0x07] & 0x01) != 0) {
1102 /* Cirrus SVGA */
1103 switch (s->vga.sr[0x07] & CIRRUS_SR7_BPP_MASK) {
1104 case CIRRUS_SR7_BPP_8:
1105 ret = 8;
1106 break;
1107 case CIRRUS_SR7_BPP_16_DOUBLEVCLK:
1108 ret = cirrus_get_bpp16_depth(s);
1109 break;
1110 case CIRRUS_SR7_BPP_24:
1111 ret = 24;
1112 break;
1113 case CIRRUS_SR7_BPP_16:
1114 ret = cirrus_get_bpp16_depth(s);
1115 break;
1116 case CIRRUS_SR7_BPP_32:
1117 ret = 32;
1118 break;
1119 default:
1120 #ifdef DEBUG_CIRRUS
1121 printf("cirrus: unknown bpp - sr7=%x\n", s->vga.sr[0x7]);
1122 #endif
1123 ret = 8;
1124 break;
1125 }
1126 } else {
1127 /* VGA */
1128 ret = 0;
1129 }
1130
1131 return ret;
1132 }
1133
1134 static void cirrus_get_resolution(VGACommonState *s, int *pwidth, int *pheight)
1135 {
1136 int width, height;
1137
1138 width = (s->cr[0x01] + 1) * 8;
1139 height = s->cr[0x12] |
1140 ((s->cr[0x07] & 0x02) << 7) |
1141 ((s->cr[0x07] & 0x40) << 3);
1142 height = (height + 1);
1143 /* interlace support */
1144 if (s->cr[0x1a] & 0x01)
1145 height = height * 2;
1146 *pwidth = width;
1147 *pheight = height;
1148 }
1149
1150 /***************************************
1151 *
1152 * bank memory
1153 *
1154 ***************************************/
1155
1156 static void cirrus_update_bank_ptr(CirrusVGAState * s, unsigned bank_index)
1157 {
1158 unsigned offset;
1159 unsigned limit;
1160
1161 if ((s->vga.gr[0x0b] & 0x01) != 0) /* dual bank */
1162 offset = s->vga.gr[0x09 + bank_index];
1163 else /* single bank */
1164 offset = s->vga.gr[0x09];
1165
1166 if ((s->vga.gr[0x0b] & 0x20) != 0)
1167 offset <<= 14;
1168 else
1169 offset <<= 12;
1170
1171 if (s->real_vram_size <= offset)
1172 limit = 0;
1173 else
1174 limit = s->real_vram_size - offset;
1175
1176 if (((s->vga.gr[0x0b] & 0x01) == 0) && (bank_index != 0)) {
1177 if (limit > 0x8000) {
1178 offset += 0x8000;
1179 limit -= 0x8000;
1180 } else {
1181 limit = 0;
1182 }
1183 }
1184
1185 if (limit > 0) {
1186 s->cirrus_bank_base[bank_index] = offset;
1187 s->cirrus_bank_limit[bank_index] = limit;
1188 } else {
1189 s->cirrus_bank_base[bank_index] = 0;
1190 s->cirrus_bank_limit[bank_index] = 0;
1191 }
1192 }
1193
1194 /***************************************
1195 *
1196 * I/O access between 0x3c4-0x3c5
1197 *
1198 ***************************************/
1199
1200 static int cirrus_vga_read_sr(CirrusVGAState * s)
1201 {
1202 switch (s->vga.sr_index) {
1203 case 0x00: // Standard VGA
1204 case 0x01: // Standard VGA
1205 case 0x02: // Standard VGA
1206 case 0x03: // Standard VGA
1207 case 0x04: // Standard VGA
1208 return s->vga.sr[s->vga.sr_index];
1209 case 0x06: // Unlock Cirrus extensions
1210 return s->vga.sr[s->vga.sr_index];
1211 case 0x10:
1212 case 0x30:
1213 case 0x50:
1214 case 0x70: // Graphics Cursor X
1215 case 0x90:
1216 case 0xb0:
1217 case 0xd0:
1218 case 0xf0: // Graphics Cursor X
1219 return s->vga.sr[0x10];
1220 case 0x11:
1221 case 0x31:
1222 case 0x51:
1223 case 0x71: // Graphics Cursor Y
1224 case 0x91:
1225 case 0xb1:
1226 case 0xd1:
1227 case 0xf1: // Graphics Cursor Y
1228 return s->vga.sr[0x11];
1229 case 0x05: // ???
1230 case 0x07: // Extended Sequencer Mode
1231 case 0x08: // EEPROM Control
1232 case 0x09: // Scratch Register 0
1233 case 0x0a: // Scratch Register 1
1234 case 0x0b: // VCLK 0
1235 case 0x0c: // VCLK 1
1236 case 0x0d: // VCLK 2
1237 case 0x0e: // VCLK 3
1238 case 0x0f: // DRAM Control
1239 case 0x12: // Graphics Cursor Attribute
1240 case 0x13: // Graphics Cursor Pattern Address
1241 case 0x14: // Scratch Register 2
1242 case 0x15: // Scratch Register 3
1243 case 0x16: // Performance Tuning Register
1244 case 0x17: // Configuration Readback and Extended Control
1245 case 0x18: // Signature Generator Control
1246 case 0x19: // Signal Generator Result
1247 case 0x1a: // Signal Generator Result
1248 case 0x1b: // VCLK 0 Denominator & Post
1249 case 0x1c: // VCLK 1 Denominator & Post
1250 case 0x1d: // VCLK 2 Denominator & Post
1251 case 0x1e: // VCLK 3 Denominator & Post
1252 case 0x1f: // BIOS Write Enable and MCLK select
1253 #ifdef DEBUG_CIRRUS
1254 printf("cirrus: handled inport sr_index %02x\n", s->vga.sr_index);
1255 #endif
1256 return s->vga.sr[s->vga.sr_index];
1257 default:
1258 #ifdef DEBUG_CIRRUS
1259 printf("cirrus: inport sr_index %02x\n", s->vga.sr_index);
1260 #endif
1261 return 0xff;
1262 break;
1263 }
1264 }
1265
1266 static void cirrus_vga_write_sr(CirrusVGAState * s, uint32_t val)
1267 {
1268 switch (s->vga.sr_index) {
1269 case 0x00: // Standard VGA
1270 case 0x01: // Standard VGA
1271 case 0x02: // Standard VGA
1272 case 0x03: // Standard VGA
1273 case 0x04: // Standard VGA
1274 s->vga.sr[s->vga.sr_index] = val & sr_mask[s->vga.sr_index];
1275 if (s->vga.sr_index == 1)
1276 s->vga.update_retrace_info(&s->vga);
1277 break;
1278 case 0x06: // Unlock Cirrus extensions
1279 val &= 0x17;
1280 if (val == 0x12) {
1281 s->vga.sr[s->vga.sr_index] = 0x12;
1282 } else {
1283 s->vga.sr[s->vga.sr_index] = 0x0f;
1284 }
1285 break;
1286 case 0x10:
1287 case 0x30:
1288 case 0x50:
1289 case 0x70: // Graphics Cursor X
1290 case 0x90:
1291 case 0xb0:
1292 case 0xd0:
1293 case 0xf0: // Graphics Cursor X
1294 s->vga.sr[0x10] = val;
1295 s->hw_cursor_x = (val << 3) | (s->vga.sr_index >> 5);
1296 break;
1297 case 0x11:
1298 case 0x31:
1299 case 0x51:
1300 case 0x71: // Graphics Cursor Y
1301 case 0x91:
1302 case 0xb1:
1303 case 0xd1:
1304 case 0xf1: // Graphics Cursor Y
1305 s->vga.sr[0x11] = val;
1306 s->hw_cursor_y = (val << 3) | (s->vga.sr_index >> 5);
1307 break;
1308 case 0x07: // Extended Sequencer Mode
1309 cirrus_update_memory_access(s);
1310 case 0x08: // EEPROM Control
1311 case 0x09: // Scratch Register 0
1312 case 0x0a: // Scratch Register 1
1313 case 0x0b: // VCLK 0
1314 case 0x0c: // VCLK 1
1315 case 0x0d: // VCLK 2
1316 case 0x0e: // VCLK 3
1317 case 0x0f: // DRAM Control
1318 case 0x12: // Graphics Cursor Attribute
1319 case 0x13: // Graphics Cursor Pattern Address
1320 case 0x14: // Scratch Register 2
1321 case 0x15: // Scratch Register 3
1322 case 0x16: // Performance Tuning Register
1323 case 0x18: // Signature Generator Control
1324 case 0x19: // Signature Generator Result
1325 case 0x1a: // Signature Generator Result
1326 case 0x1b: // VCLK 0 Denominator & Post
1327 case 0x1c: // VCLK 1 Denominator & Post
1328 case 0x1d: // VCLK 2 Denominator & Post
1329 case 0x1e: // VCLK 3 Denominator & Post
1330 case 0x1f: // BIOS Write Enable and MCLK select
1331 s->vga.sr[s->vga.sr_index] = val;
1332 #ifdef DEBUG_CIRRUS
1333 printf("cirrus: handled outport sr_index %02x, sr_value %02x\n",
1334 s->vga.sr_index, val);
1335 #endif
1336 break;
1337 case 0x17: // Configuration Readback and Extended Control
1338 s->vga.sr[s->vga.sr_index] = (s->vga.sr[s->vga.sr_index] & 0x38)
1339 | (val & 0xc7);
1340 cirrus_update_memory_access(s);
1341 break;
1342 default:
1343 #ifdef DEBUG_CIRRUS
1344 printf("cirrus: outport sr_index %02x, sr_value %02x\n",
1345 s->vga.sr_index, val);
1346 #endif
1347 break;
1348 }
1349 }
1350
1351 /***************************************
1352 *
1353 * I/O access at 0x3c6
1354 *
1355 ***************************************/
1356
1357 static int cirrus_read_hidden_dac(CirrusVGAState * s)
1358 {
1359 if (++s->cirrus_hidden_dac_lockindex == 5) {
1360 s->cirrus_hidden_dac_lockindex = 0;
1361 return s->cirrus_hidden_dac_data;
1362 }
1363 return 0xff;
1364 }
1365
1366 static void cirrus_write_hidden_dac(CirrusVGAState * s, int reg_value)
1367 {
1368 if (s->cirrus_hidden_dac_lockindex == 4) {
1369 s->cirrus_hidden_dac_data = reg_value;
1370 #if defined(DEBUG_CIRRUS)
1371 printf("cirrus: outport hidden DAC, value %02x\n", reg_value);
1372 #endif
1373 }
1374 s->cirrus_hidden_dac_lockindex = 0;
1375 }
1376
1377 /***************************************
1378 *
1379 * I/O access at 0x3c9
1380 *
1381 ***************************************/
1382
1383 static int cirrus_vga_read_palette(CirrusVGAState * s)
1384 {
1385 int val;
1386
1387 if ((s->vga.sr[0x12] & CIRRUS_CURSOR_HIDDENPEL)) {
1388 val = s->cirrus_hidden_palette[(s->vga.dac_read_index & 0x0f) * 3 +
1389 s->vga.dac_sub_index];
1390 } else {
1391 val = s->vga.palette[s->vga.dac_read_index * 3 + s->vga.dac_sub_index];
1392 }
1393 if (++s->vga.dac_sub_index == 3) {
1394 s->vga.dac_sub_index = 0;
1395 s->vga.dac_read_index++;
1396 }
1397 return val;
1398 }
1399
1400 static void cirrus_vga_write_palette(CirrusVGAState * s, int reg_value)
1401 {
1402 s->vga.dac_cache[s->vga.dac_sub_index] = reg_value;
1403 if (++s->vga.dac_sub_index == 3) {
1404 if ((s->vga.sr[0x12] & CIRRUS_CURSOR_HIDDENPEL)) {
1405 memcpy(&s->cirrus_hidden_palette[(s->vga.dac_write_index & 0x0f) * 3],
1406 s->vga.dac_cache, 3);
1407 } else {
1408 memcpy(&s->vga.palette[s->vga.dac_write_index * 3], s->vga.dac_cache, 3);
1409 }
1410 /* XXX update cursor */
1411 s->vga.dac_sub_index = 0;
1412 s->vga.dac_write_index++;
1413 }
1414 }
1415
1416 /***************************************
1417 *
1418 * I/O access between 0x3ce-0x3cf
1419 *
1420 ***************************************/
1421
1422 static int cirrus_vga_read_gr(CirrusVGAState * s, unsigned reg_index)
1423 {
1424 switch (reg_index) {
1425 case 0x00: // Standard VGA, BGCOLOR 0x000000ff
1426 return s->cirrus_shadow_gr0;
1427 case 0x01: // Standard VGA, FGCOLOR 0x000000ff
1428 return s->cirrus_shadow_gr1;
1429 case 0x02: // Standard VGA
1430 case 0x03: // Standard VGA
1431 case 0x04: // Standard VGA
1432 case 0x06: // Standard VGA
1433 case 0x07: // Standard VGA
1434 case 0x08: // Standard VGA
1435 return s->vga.gr[s->vga.gr_index];
1436 case 0x05: // Standard VGA, Cirrus extended mode
1437 default:
1438 break;
1439 }
1440
1441 if (reg_index < 0x3a) {
1442 return s->vga.gr[reg_index];
1443 } else {
1444 #ifdef DEBUG_CIRRUS
1445 printf("cirrus: inport gr_index %02x\n", reg_index);
1446 #endif
1447 return 0xff;
1448 }
1449 }
1450
1451 static void
1452 cirrus_vga_write_gr(CirrusVGAState * s, unsigned reg_index, int reg_value)
1453 {
1454 #if defined(DEBUG_BITBLT) && 0
1455 printf("gr%02x: %02x\n", reg_index, reg_value);
1456 #endif
1457 switch (reg_index) {
1458 case 0x00: // Standard VGA, BGCOLOR 0x000000ff
1459 s->vga.gr[reg_index] = reg_value & gr_mask[reg_index];
1460 s->cirrus_shadow_gr0 = reg_value;
1461 break;
1462 case 0x01: // Standard VGA, FGCOLOR 0x000000ff
1463 s->vga.gr[reg_index] = reg_value & gr_mask[reg_index];
1464 s->cirrus_shadow_gr1 = reg_value;
1465 break;
1466 case 0x02: // Standard VGA
1467 case 0x03: // Standard VGA
1468 case 0x04: // Standard VGA
1469 case 0x06: // Standard VGA
1470 case 0x07: // Standard VGA
1471 case 0x08: // Standard VGA
1472 s->vga.gr[reg_index] = reg_value & gr_mask[reg_index];
1473 break;
1474 case 0x05: // Standard VGA, Cirrus extended mode
1475 s->vga.gr[reg_index] = reg_value & 0x7f;
1476 cirrus_update_memory_access(s);
1477 break;
1478 case 0x09: // bank offset #0
1479 case 0x0A: // bank offset #1
1480 s->vga.gr[reg_index] = reg_value;
1481 cirrus_update_bank_ptr(s, 0);
1482 cirrus_update_bank_ptr(s, 1);
1483 cirrus_update_memory_access(s);
1484 break;
1485 case 0x0B:
1486 s->vga.gr[reg_index] = reg_value;
1487 cirrus_update_bank_ptr(s, 0);
1488 cirrus_update_bank_ptr(s, 1);
1489 cirrus_update_memory_access(s);
1490 break;
1491 case 0x10: // BGCOLOR 0x0000ff00
1492 case 0x11: // FGCOLOR 0x0000ff00
1493 case 0x12: // BGCOLOR 0x00ff0000
1494 case 0x13: // FGCOLOR 0x00ff0000
1495 case 0x14: // BGCOLOR 0xff000000
1496 case 0x15: // FGCOLOR 0xff000000
1497 case 0x20: // BLT WIDTH 0x0000ff
1498 case 0x22: // BLT HEIGHT 0x0000ff
1499 case 0x24: // BLT DEST PITCH 0x0000ff
1500 case 0x26: // BLT SRC PITCH 0x0000ff
1501 case 0x28: // BLT DEST ADDR 0x0000ff
1502 case 0x29: // BLT DEST ADDR 0x00ff00
1503 case 0x2c: // BLT SRC ADDR 0x0000ff
1504 case 0x2d: // BLT SRC ADDR 0x00ff00
1505 case 0x2f: // BLT WRITEMASK
1506 case 0x30: // BLT MODE
1507 case 0x32: // RASTER OP
1508 case 0x33: // BLT MODEEXT
1509 case 0x34: // BLT TRANSPARENT COLOR 0x00ff
1510 case 0x35: // BLT TRANSPARENT COLOR 0xff00
1511 case 0x38: // BLT TRANSPARENT COLOR MASK 0x00ff
1512 case 0x39: // BLT TRANSPARENT COLOR MASK 0xff00
1513 s->vga.gr[reg_index] = reg_value;
1514 break;
1515 case 0x21: // BLT WIDTH 0x001f00
1516 case 0x23: // BLT HEIGHT 0x001f00
1517 case 0x25: // BLT DEST PITCH 0x001f00
1518 case 0x27: // BLT SRC PITCH 0x001f00
1519 s->vga.gr[reg_index] = reg_value & 0x1f;
1520 break;
1521 case 0x2a: // BLT DEST ADDR 0x3f0000
1522 s->vga.gr[reg_index] = reg_value & 0x3f;
1523 /* if auto start mode, starts bit blt now */
1524 if (s->vga.gr[0x31] & CIRRUS_BLT_AUTOSTART) {
1525 cirrus_bitblt_start(s);
1526 }
1527 break;
1528 case 0x2e: // BLT SRC ADDR 0x3f0000
1529 s->vga.gr[reg_index] = reg_value & 0x3f;
1530 break;
1531 case 0x31: // BLT STATUS/START
1532 cirrus_write_bitblt(s, reg_value);
1533 break;
1534 default:
1535 #ifdef DEBUG_CIRRUS
1536 printf("cirrus: outport gr_index %02x, gr_value %02x\n", reg_index,
1537 reg_value);
1538 #endif
1539 break;
1540 }
1541 }
1542
1543 /***************************************
1544 *
1545 * I/O access between 0x3d4-0x3d5
1546 *
1547 ***************************************/
1548
1549 static int cirrus_vga_read_cr(CirrusVGAState * s, unsigned reg_index)
1550 {
1551 switch (reg_index) {
1552 case 0x00: // Standard VGA
1553 case 0x01: // Standard VGA
1554 case 0x02: // Standard VGA
1555 case 0x03: // Standard VGA
1556 case 0x04: // Standard VGA
1557 case 0x05: // Standard VGA
1558 case 0x06: // Standard VGA
1559 case 0x07: // Standard VGA
1560 case 0x08: // Standard VGA
1561 case 0x09: // Standard VGA
1562 case 0x0a: // Standard VGA
1563 case 0x0b: // Standard VGA
1564 case 0x0c: // Standard VGA
1565 case 0x0d: // Standard VGA
1566 case 0x0e: // Standard VGA
1567 case 0x0f: // Standard VGA
1568 case 0x10: // Standard VGA
1569 case 0x11: // Standard VGA
1570 case 0x12: // Standard VGA
1571 case 0x13: // Standard VGA
1572 case 0x14: // Standard VGA
1573 case 0x15: // Standard VGA
1574 case 0x16: // Standard VGA
1575 case 0x17: // Standard VGA
1576 case 0x18: // Standard VGA
1577 return s->vga.cr[s->vga.cr_index];
1578 case 0x24: // Attribute Controller Toggle Readback (R)
1579 return (s->vga.ar_flip_flop << 7);
1580 case 0x19: // Interlace End
1581 case 0x1a: // Miscellaneous Control
1582 case 0x1b: // Extended Display Control
1583 case 0x1c: // Sync Adjust and Genlock
1584 case 0x1d: // Overlay Extended Control
1585 case 0x22: // Graphics Data Latches Readback (R)
1586 case 0x25: // Part Status
1587 case 0x27: // Part ID (R)
1588 return s->vga.cr[s->vga.cr_index];
1589 case 0x26: // Attribute Controller Index Readback (R)
1590 return s->vga.ar_index & 0x3f;
1591 break;
1592 default:
1593 #ifdef DEBUG_CIRRUS
1594 printf("cirrus: inport cr_index %02x\n", reg_index);
1595 #endif
1596 return 0xff;
1597 }
1598 }
1599
1600 static void cirrus_vga_write_cr(CirrusVGAState * s, int reg_value)
1601 {
1602 switch (s->vga.cr_index) {
1603 case 0x00: // Standard VGA
1604 case 0x01: // Standard VGA
1605 case 0x02: // Standard VGA
1606 case 0x03: // Standard VGA
1607 case 0x04: // Standard VGA
1608 case 0x05: // Standard VGA
1609 case 0x06: // Standard VGA
1610 case 0x07: // Standard VGA
1611 case 0x08: // Standard VGA
1612 case 0x09: // Standard VGA
1613 case 0x0a: // Standard VGA
1614 case 0x0b: // Standard VGA
1615 case 0x0c: // Standard VGA
1616 case 0x0d: // Standard VGA
1617 case 0x0e: // Standard VGA
1618 case 0x0f: // Standard VGA
1619 case 0x10: // Standard VGA
1620 case 0x11: // Standard VGA
1621 case 0x12: // Standard VGA
1622 case 0x13: // Standard VGA
1623 case 0x14: // Standard VGA
1624 case 0x15: // Standard VGA
1625 case 0x16: // Standard VGA
1626 case 0x17: // Standard VGA
1627 case 0x18: // Standard VGA
1628 /* handle CR0-7 protection */
1629 if ((s->vga.cr[0x11] & 0x80) && s->vga.cr_index <= 7) {
1630 /* can always write bit 4 of CR7 */
1631 if (s->vga.cr_index == 7)
1632 s->vga.cr[7] = (s->vga.cr[7] & ~0x10) | (reg_value & 0x10);
1633 return;
1634 }
1635 s->vga.cr[s->vga.cr_index] = reg_value;
1636 switch(s->vga.cr_index) {
1637 case 0x00:
1638 case 0x04:
1639 case 0x05:
1640 case 0x06:
1641 case 0x07:
1642 case 0x11:
1643 case 0x17:
1644 s->vga.update_retrace_info(&s->vga);
1645 break;
1646 }
1647 break;
1648 case 0x19: // Interlace End
1649 case 0x1a: // Miscellaneous Control
1650 case 0x1b: // Extended Display Control
1651 case 0x1c: // Sync Adjust and Genlock
1652 case 0x1d: // Overlay Extended Control
1653 s->vga.cr[s->vga.cr_index] = reg_value;
1654 #ifdef DEBUG_CIRRUS
1655 printf("cirrus: handled outport cr_index %02x, cr_value %02x\n",
1656 s->vga.cr_index, reg_value);
1657 #endif
1658 break;
1659 case 0x22: // Graphics Data Latches Readback (R)
1660 case 0x24: // Attribute Controller Toggle Readback (R)
1661 case 0x26: // Attribute Controller Index Readback (R)
1662 case 0x27: // Part ID (R)
1663 break;
1664 case 0x25: // Part Status
1665 default:
1666 #ifdef DEBUG_CIRRUS
1667 printf("cirrus: outport cr_index %02x, cr_value %02x\n",
1668 s->vga.cr_index, reg_value);
1669 #endif
1670 break;
1671 }
1672 }
1673
1674 /***************************************
1675 *
1676 * memory-mapped I/O (bitblt)
1677 *
1678 ***************************************/
1679
1680 static uint8_t cirrus_mmio_blt_read(CirrusVGAState * s, unsigned address)
1681 {
1682 int value = 0xff;
1683
1684 switch (address) {
1685 case (CIRRUS_MMIO_BLTBGCOLOR + 0):
1686 value = cirrus_vga_read_gr(s, 0x00);
1687 break;
1688 case (CIRRUS_MMIO_BLTBGCOLOR + 1):
1689 value = cirrus_vga_read_gr(s, 0x10);
1690 break;
1691 case (CIRRUS_MMIO_BLTBGCOLOR + 2):
1692 value = cirrus_vga_read_gr(s, 0x12);
1693 break;
1694 case (CIRRUS_MMIO_BLTBGCOLOR + 3):
1695 value = cirrus_vga_read_gr(s, 0x14);
1696 break;
1697 case (CIRRUS_MMIO_BLTFGCOLOR + 0):
1698 value = cirrus_vga_read_gr(s, 0x01);
1699 break;
1700 case (CIRRUS_MMIO_BLTFGCOLOR + 1):
1701 value = cirrus_vga_read_gr(s, 0x11);
1702 break;
1703 case (CIRRUS_MMIO_BLTFGCOLOR + 2):
1704 value = cirrus_vga_read_gr(s, 0x13);
1705 break;
1706 case (CIRRUS_MMIO_BLTFGCOLOR + 3):
1707 value = cirrus_vga_read_gr(s, 0x15);
1708 break;
1709 case (CIRRUS_MMIO_BLTWIDTH + 0):
1710 value = cirrus_vga_read_gr(s, 0x20);
1711 break;
1712 case (CIRRUS_MMIO_BLTWIDTH + 1):
1713 value = cirrus_vga_read_gr(s, 0x21);
1714 break;
1715 case (CIRRUS_MMIO_BLTHEIGHT + 0):
1716 value = cirrus_vga_read_gr(s, 0x22);
1717 break;
1718 case (CIRRUS_MMIO_BLTHEIGHT + 1):
1719 value = cirrus_vga_read_gr(s, 0x23);
1720 break;
1721 case (CIRRUS_MMIO_BLTDESTPITCH + 0):
1722 value = cirrus_vga_read_gr(s, 0x24);
1723 break;
1724 case (CIRRUS_MMIO_BLTDESTPITCH + 1):
1725 value = cirrus_vga_read_gr(s, 0x25);
1726 break;
1727 case (CIRRUS_MMIO_BLTSRCPITCH + 0):
1728 value = cirrus_vga_read_gr(s, 0x26);
1729 break;
1730 case (CIRRUS_MMIO_BLTSRCPITCH + 1):
1731 value = cirrus_vga_read_gr(s, 0x27);
1732 break;
1733 case (CIRRUS_MMIO_BLTDESTADDR + 0):
1734 value = cirrus_vga_read_gr(s, 0x28);
1735 break;
1736 case (CIRRUS_MMIO_BLTDESTADDR + 1):
1737 value = cirrus_vga_read_gr(s, 0x29);
1738 break;
1739 case (CIRRUS_MMIO_BLTDESTADDR + 2):
1740 value = cirrus_vga_read_gr(s, 0x2a);
1741 break;
1742 case (CIRRUS_MMIO_BLTSRCADDR + 0):
1743 value = cirrus_vga_read_gr(s, 0x2c);
1744 break;
1745 case (CIRRUS_MMIO_BLTSRCADDR + 1):
1746 value = cirrus_vga_read_gr(s, 0x2d);
1747 break;
1748 case (CIRRUS_MMIO_BLTSRCADDR + 2):
1749 value = cirrus_vga_read_gr(s, 0x2e);
1750 break;
1751 case CIRRUS_MMIO_BLTWRITEMASK:
1752 value = cirrus_vga_read_gr(s, 0x2f);
1753 break;
1754 case CIRRUS_MMIO_BLTMODE:
1755 value = cirrus_vga_read_gr(s, 0x30);
1756 break;
1757 case CIRRUS_MMIO_BLTROP:
1758 value = cirrus_vga_read_gr(s, 0x32);
1759 break;
1760 case CIRRUS_MMIO_BLTMODEEXT:
1761 value = cirrus_vga_read_gr(s, 0x33);
1762 break;
1763 case (CIRRUS_MMIO_BLTTRANSPARENTCOLOR + 0):
1764 value = cirrus_vga_read_gr(s, 0x34);
1765 break;
1766 case (CIRRUS_MMIO_BLTTRANSPARENTCOLOR + 1):
1767 value = cirrus_vga_read_gr(s, 0x35);
1768 break;
1769 case (CIRRUS_MMIO_BLTTRANSPARENTCOLORMASK + 0):
1770 value = cirrus_vga_read_gr(s, 0x38);
1771 break;
1772 case (CIRRUS_MMIO_BLTTRANSPARENTCOLORMASK + 1):
1773 value = cirrus_vga_read_gr(s, 0x39);
1774 break;
1775 case CIRRUS_MMIO_BLTSTATUS:
1776 value = cirrus_vga_read_gr(s, 0x31);
1777 break;
1778 default:
1779 #ifdef DEBUG_CIRRUS
1780 printf("cirrus: mmio read - address 0x%04x\n", address);
1781 #endif
1782 break;
1783 }
1784
1785 return (uint8_t) value;
1786 }
1787
1788 static void cirrus_mmio_blt_write(CirrusVGAState * s, unsigned address,
1789 uint8_t value)
1790 {
1791 switch (address) {
1792 case (CIRRUS_MMIO_BLTBGCOLOR + 0):
1793 cirrus_vga_write_gr(s, 0x00, value);
1794 break;
1795 case (CIRRUS_MMIO_BLTBGCOLOR + 1):
1796 cirrus_vga_write_gr(s, 0x10, value);
1797 break;
1798 case (CIRRUS_MMIO_BLTBGCOLOR + 2):
1799 cirrus_vga_write_gr(s, 0x12, value);
1800 break;
1801 case (CIRRUS_MMIO_BLTBGCOLOR + 3):
1802 cirrus_vga_write_gr(s, 0x14, value);
1803 break;
1804 case (CIRRUS_MMIO_BLTFGCOLOR + 0):
1805 cirrus_vga_write_gr(s, 0x01, value);
1806 break;
1807 case (CIRRUS_MMIO_BLTFGCOLOR + 1):
1808 cirrus_vga_write_gr(s, 0x11, value);
1809 break;
1810 case (CIRRUS_MMIO_BLTFGCOLOR + 2):
1811 cirrus_vga_write_gr(s, 0x13, value);
1812 break;
1813 case (CIRRUS_MMIO_BLTFGCOLOR + 3):
1814 cirrus_vga_write_gr(s, 0x15, value);
1815 break;
1816 case (CIRRUS_MMIO_BLTWIDTH + 0):
1817 cirrus_vga_write_gr(s, 0x20, value);
1818 break;
1819 case (CIRRUS_MMIO_BLTWIDTH + 1):
1820 cirrus_vga_write_gr(s, 0x21, value);
1821 break;
1822 case (CIRRUS_MMIO_BLTHEIGHT + 0):
1823 cirrus_vga_write_gr(s, 0x22, value);
1824 break;
1825 case (CIRRUS_MMIO_BLTHEIGHT + 1):
1826 cirrus_vga_write_gr(s, 0x23, value);
1827 break;
1828 case (CIRRUS_MMIO_BLTDESTPITCH + 0):
1829 cirrus_vga_write_gr(s, 0x24, value);
1830 break;
1831 case (CIRRUS_MMIO_BLTDESTPITCH + 1):
1832 cirrus_vga_write_gr(s, 0x25, value);
1833 break;
1834 case (CIRRUS_MMIO_BLTSRCPITCH + 0):
1835 cirrus_vga_write_gr(s, 0x26, value);
1836 break;
1837 case (CIRRUS_MMIO_BLTSRCPITCH + 1):
1838 cirrus_vga_write_gr(s, 0x27, value);
1839 break;
1840 case (CIRRUS_MMIO_BLTDESTADDR + 0):
1841 cirrus_vga_write_gr(s, 0x28, value);
1842 break;
1843 case (CIRRUS_MMIO_BLTDESTADDR + 1):
1844 cirrus_vga_write_gr(s, 0x29, value);
1845 break;
1846 case (CIRRUS_MMIO_BLTDESTADDR + 2):
1847 cirrus_vga_write_gr(s, 0x2a, value);
1848 break;
1849 case (CIRRUS_MMIO_BLTDESTADDR + 3):
1850 /* ignored */
1851 break;
1852 case (CIRRUS_MMIO_BLTSRCADDR + 0):
1853 cirrus_vga_write_gr(s, 0x2c, value);
1854 break;
1855 case (CIRRUS_MMIO_BLTSRCADDR + 1):
1856 cirrus_vga_write_gr(s, 0x2d, value);
1857 break;
1858 case (CIRRUS_MMIO_BLTSRCADDR + 2):
1859 cirrus_vga_write_gr(s, 0x2e, value);
1860 break;
1861 case CIRRUS_MMIO_BLTWRITEMASK:
1862 cirrus_vga_write_gr(s, 0x2f, value);
1863 break;
1864 case CIRRUS_MMIO_BLTMODE:
1865 cirrus_vga_write_gr(s, 0x30, value);
1866 break;
1867 case CIRRUS_MMIO_BLTROP:
1868 cirrus_vga_write_gr(s, 0x32, value);
1869 break;
1870 case CIRRUS_MMIO_BLTMODEEXT:
1871 cirrus_vga_write_gr(s, 0x33, value);
1872 break;
1873 case (CIRRUS_MMIO_BLTTRANSPARENTCOLOR + 0):
1874 cirrus_vga_write_gr(s, 0x34, value);
1875 break;
1876 case (CIRRUS_MMIO_BLTTRANSPARENTCOLOR + 1):
1877 cirrus_vga_write_gr(s, 0x35, value);
1878 break;
1879 case (CIRRUS_MMIO_BLTTRANSPARENTCOLORMASK + 0):
1880 cirrus_vga_write_gr(s, 0x38, value);
1881 break;
1882 case (CIRRUS_MMIO_BLTTRANSPARENTCOLORMASK + 1):
1883 cirrus_vga_write_gr(s, 0x39, value);
1884 break;
1885 case CIRRUS_MMIO_BLTSTATUS:
1886 cirrus_vga_write_gr(s, 0x31, value);
1887 break;
1888 default:
1889 #ifdef DEBUG_CIRRUS
1890 printf("cirrus: mmio write - addr 0x%04x val 0x%02x (ignored)\n",
1891 address, value);
1892 #endif
1893 break;
1894 }
1895 }
1896
1897 /***************************************
1898 *
1899 * write mode 4/5
1900 *
1901 * assume TARGET_PAGE_SIZE >= 16
1902 *
1903 ***************************************/
1904
1905 static void cirrus_mem_writeb_mode4and5_8bpp(CirrusVGAState * s,
1906 unsigned mode,
1907 unsigned offset,
1908 uint32_t mem_value)
1909 {
1910 int x;
1911 unsigned val = mem_value;
1912 uint8_t *dst;
1913
1914 dst = s->vga.vram_ptr + (offset &= s->cirrus_addr_mask);
1915 for (x = 0; x < 8; x++) {
1916 if (val & 0x80) {
1917 *dst = s->cirrus_shadow_gr1;
1918 } else if (mode == 5) {
1919 *dst = s->cirrus_shadow_gr0;
1920 }
1921 val <<= 1;
1922 dst++;
1923 }
1924 memory_region_set_dirty(&s->vga.vram, offset);
1925 memory_region_set_dirty(&s->vga.vram, offset + 7);
1926 }
1927
1928 static void cirrus_mem_writeb_mode4and5_16bpp(CirrusVGAState * s,
1929 unsigned mode,
1930 unsigned offset,
1931 uint32_t mem_value)
1932 {
1933 int x;
1934 unsigned val = mem_value;
1935 uint8_t *dst;
1936
1937 dst = s->vga.vram_ptr + (offset &= s->cirrus_addr_mask);
1938 for (x = 0; x < 8; x++) {
1939 if (val & 0x80) {
1940 *dst = s->cirrus_shadow_gr1;
1941 *(dst + 1) = s->vga.gr[0x11];
1942 } else if (mode == 5) {
1943 *dst = s->cirrus_shadow_gr0;
1944 *(dst + 1) = s->vga.gr[0x10];
1945 }
1946 val <<= 1;
1947 dst += 2;
1948 }
1949 memory_region_set_dirty(&s->vga.vram, offset);
1950 memory_region_set_dirty(&s->vga.vram, offset + 15);
1951 }
1952
1953 /***************************************
1954 *
1955 * memory access between 0xa0000-0xbffff
1956 *
1957 ***************************************/
1958
1959 static uint32_t cirrus_vga_mem_readb(void *opaque, target_phys_addr_t addr)
1960 {
1961 CirrusVGAState *s = opaque;
1962 unsigned bank_index;
1963 unsigned bank_offset;
1964 uint32_t val;
1965
1966 if ((s->vga.sr[0x07] & 0x01) == 0) {
1967 return vga_mem_readb(s, addr);
1968 }
1969
1970 addr &= 0x1ffff;
1971
1972 if (addr < 0x10000) {
1973 /* XXX handle bitblt */
1974 /* video memory */
1975 bank_index = addr >> 15;
1976 bank_offset = addr & 0x7fff;
1977 if (bank_offset < s->cirrus_bank_limit[bank_index]) {
1978 bank_offset += s->cirrus_bank_base[bank_index];
1979 if ((s->vga.gr[0x0B] & 0x14) == 0x14) {
1980 bank_offset <<= 4;
1981 } else if (s->vga.gr[0x0B] & 0x02) {
1982 bank_offset <<= 3;
1983 }
1984 bank_offset &= s->cirrus_addr_mask;
1985 val = *(s->vga.vram_ptr + bank_offset);
1986 } else
1987 val = 0xff;
1988 } else if (addr >= 0x18000 && addr < 0x18100) {
1989 /* memory-mapped I/O */
1990 val = 0xff;
1991 if ((s->vga.sr[0x17] & 0x44) == 0x04) {
1992 val = cirrus_mmio_blt_read(s, addr & 0xff);
1993 }
1994 } else {
1995 val = 0xff;
1996 #ifdef DEBUG_CIRRUS
1997 printf("cirrus: mem_readb " TARGET_FMT_plx "\n", addr);
1998 #endif
1999 }
2000 return val;
2001 }
2002
2003 static uint32_t cirrus_vga_mem_readw(void *opaque, target_phys_addr_t addr)
2004 {
2005 uint32_t v;
2006
2007 v = cirrus_vga_mem_readb(opaque, addr);
2008 v |= cirrus_vga_mem_readb(opaque, addr + 1) << 8;
2009 return v;
2010 }
2011
2012 static uint32_t cirrus_vga_mem_readl(void *opaque, target_phys_addr_t addr)
2013 {
2014 uint32_t v;
2015
2016 v = cirrus_vga_mem_readb(opaque, addr);
2017 v |= cirrus_vga_mem_readb(opaque, addr + 1) << 8;
2018 v |= cirrus_vga_mem_readb(opaque, addr + 2) << 16;
2019 v |= cirrus_vga_mem_readb(opaque, addr + 3) << 24;
2020 return v;
2021 }
2022
2023 static void cirrus_vga_mem_writeb(void *opaque, target_phys_addr_t addr,
2024 uint32_t mem_value)
2025 {
2026 CirrusVGAState *s = opaque;
2027 unsigned bank_index;
2028 unsigned bank_offset;
2029 unsigned mode;
2030
2031 if ((s->vga.sr[0x07] & 0x01) == 0) {
2032 vga_mem_writeb(s, addr, mem_value);
2033 return;
2034 }
2035
2036 addr &= 0x1ffff;
2037
2038 if (addr < 0x10000) {
2039 if (s->cirrus_srcptr != s->cirrus_srcptr_end) {
2040 /* bitblt */
2041 *s->cirrus_srcptr++ = (uint8_t) mem_value;
2042 if (s->cirrus_srcptr >= s->cirrus_srcptr_end) {
2043 cirrus_bitblt_cputovideo_next(s);
2044 }
2045 } else {
2046 /* video memory */
2047 bank_index = addr >> 15;
2048 bank_offset = addr & 0x7fff;
2049 if (bank_offset < s->cirrus_bank_limit[bank_index]) {
2050 bank_offset += s->cirrus_bank_base[bank_index];
2051 if ((s->vga.gr[0x0B] & 0x14) == 0x14) {
2052 bank_offset <<= 4;
2053 } else if (s->vga.gr[0x0B] & 0x02) {
2054 bank_offset <<= 3;
2055 }
2056 bank_offset &= s->cirrus_addr_mask;
2057 mode = s->vga.gr[0x05] & 0x7;
2058 if (mode < 4 || mode > 5 || ((s->vga.gr[0x0B] & 0x4) == 0)) {
2059 *(s->vga.vram_ptr + bank_offset) = mem_value;
2060 memory_region_set_dirty(&s->vga.vram, bank_offset);
2061 } else {
2062 if ((s->vga.gr[0x0B] & 0x14) != 0x14) {
2063 cirrus_mem_writeb_mode4and5_8bpp(s, mode,
2064 bank_offset,
2065 mem_value);
2066 } else {
2067 cirrus_mem_writeb_mode4and5_16bpp(s, mode,
2068 bank_offset,
2069 mem_value);
2070 }
2071 }
2072 }
2073 }
2074 } else if (addr >= 0x18000 && addr < 0x18100) {
2075 /* memory-mapped I/O */
2076 if ((s->vga.sr[0x17] & 0x44) == 0x04) {
2077 cirrus_mmio_blt_write(s, addr & 0xff, mem_value);
2078 }
2079 } else {
2080 #ifdef DEBUG_CIRRUS
2081 printf("cirrus: mem_writeb " TARGET_FMT_plx " value %02x\n", addr,
2082 mem_value);
2083 #endif
2084 }
2085 }
2086
2087 static void cirrus_vga_mem_writew(void *opaque, target_phys_addr_t addr, uint32_t val)
2088 {
2089 cirrus_vga_mem_writeb(opaque, addr, val & 0xff);
2090 cirrus_vga_mem_writeb(opaque, addr + 1, (val >> 8) & 0xff);
2091 }
2092
2093 static void cirrus_vga_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)
2094 {
2095 cirrus_vga_mem_writeb(opaque, addr, val & 0xff);
2096 cirrus_vga_mem_writeb(opaque, addr + 1, (val >> 8) & 0xff);
2097 cirrus_vga_mem_writeb(opaque, addr + 2, (val >> 16) & 0xff);
2098 cirrus_vga_mem_writeb(opaque, addr + 3, (val >> 24) & 0xff);
2099 }
2100
2101 static uint64_t cirrus_vga_mem_read(void *opaque,
2102 target_phys_addr_t addr,
2103 uint32_t size)
2104 {
2105 CirrusVGAState *s = opaque;
2106
2107 switch (size) {
2108 case 1: return cirrus_vga_mem_readb(s, addr);
2109 case 2: return cirrus_vga_mem_readw(s, addr);
2110 case 4: return cirrus_vga_mem_readl(s, addr);
2111 default: abort();
2112 }
2113 }
2114
2115 static void cirrus_vga_mem_write(void *opaque, target_phys_addr_t addr,
2116 uint64_t data, unsigned size)
2117 {
2118 CirrusVGAState *s = opaque;
2119
2120 switch (size) {
2121 case 1: return cirrus_vga_mem_writeb(s, addr, data);
2122 case 2: return cirrus_vga_mem_writew(s, addr, data);
2123 case 4: return cirrus_vga_mem_writel(s, addr, data);
2124 default: abort();
2125 }
2126 };
2127
2128 static const MemoryRegionOps cirrus_vga_mem_ops = {
2129 .read = cirrus_vga_mem_read,
2130 .write = cirrus_vga_mem_write,
2131 .endianness = DEVICE_LITTLE_ENDIAN,
2132 };
2133
2134 /***************************************
2135 *
2136 * hardware cursor
2137 *
2138 ***************************************/
2139
2140 static inline void invalidate_cursor1(CirrusVGAState *s)
2141 {
2142 if (s->last_hw_cursor_size) {
2143 vga_invalidate_scanlines(&s->vga,
2144 s->last_hw_cursor_y + s->last_hw_cursor_y_start,
2145 s->last_hw_cursor_y + s->last_hw_cursor_y_end);
2146 }
2147 }
2148
2149 static inline void cirrus_cursor_compute_yrange(CirrusVGAState *s)
2150 {
2151 const uint8_t *src;
2152 uint32_t content;
2153 int y, y_min, y_max;
2154
2155 src = s->vga.vram_ptr + s->real_vram_size - 16 * 1024;
2156 if (s->vga.sr[0x12] & CIRRUS_CURSOR_LARGE) {
2157 src += (s->vga.sr[0x13] & 0x3c) * 256;
2158 y_min = 64;
2159 y_max = -1;
2160 for(y = 0; y < 64; y++) {
2161 content = ((uint32_t *)src)[0] |
2162 ((uint32_t *)src)[1] |
2163 ((uint32_t *)src)[2] |
2164 ((uint32_t *)src)[3];
2165 if (content) {
2166 if (y < y_min)
2167 y_min = y;
2168 if (y > y_max)
2169 y_max = y;
2170 }
2171 src += 16;
2172 }
2173 } else {
2174 src += (s->vga.sr[0x13] & 0x3f) * 256;
2175 y_min = 32;
2176 y_max = -1;
2177 for(y = 0; y < 32; y++) {
2178 content = ((uint32_t *)src)[0] |
2179 ((uint32_t *)(src + 128))[0];
2180 if (content) {
2181 if (y < y_min)
2182 y_min = y;
2183 if (y > y_max)
2184 y_max = y;
2185 }
2186 src += 4;
2187 }
2188 }
2189 if (y_min > y_max) {
2190 s->last_hw_cursor_y_start = 0;
2191 s->last_hw_cursor_y_end = 0;
2192 } else {
2193 s->last_hw_cursor_y_start = y_min;
2194 s->last_hw_cursor_y_end = y_max + 1;
2195 }
2196 }
2197
2198 /* NOTE: we do not currently handle the cursor bitmap change, so we
2199 update the cursor only if it moves. */
2200 static void cirrus_cursor_invalidate(VGACommonState *s1)
2201 {
2202 CirrusVGAState *s = container_of(s1, CirrusVGAState, vga);
2203 int size;
2204
2205 if (!(s->vga.sr[0x12] & CIRRUS_CURSOR_SHOW)) {
2206 size = 0;
2207 } else {
2208 if (s->vga.sr[0x12] & CIRRUS_CURSOR_LARGE)
2209 size = 64;
2210 else
2211 size = 32;
2212 }
2213 /* invalidate last cursor and new cursor if any change */
2214 if (s->last_hw_cursor_size != size ||
2215 s->last_hw_cursor_x != s->hw_cursor_x ||
2216 s->last_hw_cursor_y != s->hw_cursor_y) {
2217
2218 invalidate_cursor1(s);
2219
2220 s->last_hw_cursor_size = size;
2221 s->last_hw_cursor_x = s->hw_cursor_x;
2222 s->last_hw_cursor_y = s->hw_cursor_y;
2223 /* compute the real cursor min and max y */
2224 cirrus_cursor_compute_yrange(s);
2225 invalidate_cursor1(s);
2226 }
2227 }
2228
2229 static void cirrus_cursor_draw_line(VGACommonState *s1, uint8_t *d1, int scr_y)
2230 {
2231 CirrusVGAState *s = container_of(s1, CirrusVGAState, vga);
2232 int w, h, bpp, x1, x2, poffset;
2233 unsigned int color0, color1;
2234 const uint8_t *palette, *src;
2235 uint32_t content;
2236
2237 if (!(s->vga.sr[0x12] & CIRRUS_CURSOR_SHOW))
2238 return;
2239 /* fast test to see if the cursor intersects with the scan line */
2240 if (s->vga.sr[0x12] & CIRRUS_CURSOR_LARGE) {
2241 h = 64;
2242 } else {
2243 h = 32;
2244 }
2245 if (scr_y < s->hw_cursor_y ||
2246 scr_y >= (s->hw_cursor_y + h))
2247 return;
2248
2249 src = s->vga.vram_ptr + s->real_vram_size - 16 * 1024;
2250 if (s->vga.sr[0x12] & CIRRUS_CURSOR_LARGE) {
2251 src += (s->vga.sr[0x13] & 0x3c) * 256;
2252 src += (scr_y - s->hw_cursor_y) * 16;
2253 poffset = 8;
2254 content = ((uint32_t *)src)[0] |
2255 ((uint32_t *)src)[1] |
2256 ((uint32_t *)src)[2] |
2257 ((uint32_t *)src)[3];
2258 } else {
2259 src += (s->vga.sr[0x13] & 0x3f) * 256;
2260 src += (scr_y - s->hw_cursor_y) * 4;
2261 poffset = 128;
2262 content = ((uint32_t *)src)[0] |
2263 ((uint32_t *)(src + 128))[0];
2264 }
2265 /* if nothing to draw, no need to continue */
2266 if (!content)
2267 return;
2268 w = h;
2269
2270 x1 = s->hw_cursor_x;
2271 if (x1 >= s->vga.last_scr_width)
2272 return;
2273 x2 = s->hw_cursor_x + w;
2274 if (x2 > s->vga.last_scr_width)
2275 x2 = s->vga.last_scr_width;
2276 w = x2 - x1;
2277 palette = s->cirrus_hidden_palette;
2278 color0 = s->vga.rgb_to_pixel(c6_to_8(palette[0x0 * 3]),
2279 c6_to_8(palette[0x0 * 3 + 1]),
2280 c6_to_8(palette[0x0 * 3 + 2]));
2281 color1 = s->vga.rgb_to_pixel(c6_to_8(palette[0xf * 3]),
2282 c6_to_8(palette[0xf * 3 + 1]),
2283 c6_to_8(palette[0xf * 3 + 2]));
2284 bpp = ((ds_get_bits_per_pixel(s->vga.ds) + 7) >> 3);
2285 d1 += x1 * bpp;
2286 switch(ds_get_bits_per_pixel(s->vga.ds)) {
2287 default:
2288 break;
2289 case 8:
2290 vga_draw_cursor_line_8(d1, src, poffset, w, color0, color1, 0xff);
2291 break;
2292 case 15:
2293 vga_draw_cursor_line_16(d1, src, poffset, w, color0, color1, 0x7fff);
2294 break;
2295 case 16:
2296 vga_draw_cursor_line_16(d1, src, poffset, w, color0, color1, 0xffff);
2297 break;
2298 case 32:
2299 vga_draw_cursor_line_32(d1, src, poffset, w, color0, color1, 0xffffff);
2300 break;
2301 }
2302 }
2303
2304 /***************************************
2305 *
2306 * LFB memory access
2307 *
2308 ***************************************/
2309
2310 static uint32_t cirrus_linear_readb(void *opaque, target_phys_addr_t addr)
2311 {
2312 CirrusVGAState *s = opaque;
2313 uint32_t ret;
2314
2315 addr &= s->cirrus_addr_mask;
2316
2317 if (((s->vga.sr[0x17] & 0x44) == 0x44) &&
2318 ((addr & s->linear_mmio_mask) == s->linear_mmio_mask)) {
2319 /* memory-mapped I/O */
2320 ret = cirrus_mmio_blt_read(s, addr & 0xff);
2321 } else if (0) {
2322 /* XXX handle bitblt */
2323 ret = 0xff;
2324 } else {
2325 /* video memory */
2326 if ((s->vga.gr[0x0B] & 0x14) == 0x14) {
2327 addr <<= 4;
2328 } else if (s->vga.gr[0x0B] & 0x02) {
2329 addr <<= 3;
2330 }
2331 addr &= s->cirrus_addr_mask;
2332 ret = *(s->vga.vram_ptr + addr);
2333 }
2334
2335 return ret;
2336 }
2337
2338 static uint32_t cirrus_linear_readw(void *opaque, target_phys_addr_t addr)
2339 {
2340 uint32_t v;
2341
2342 v = cirrus_linear_readb(opaque, addr);
2343 v |= cirrus_linear_readb(opaque, addr + 1) << 8;
2344 return v;
2345 }
2346
2347 static uint32_t cirrus_linear_readl(void *opaque, target_phys_addr_t addr)
2348 {
2349 uint32_t v;
2350
2351 v = cirrus_linear_readb(opaque, addr);
2352 v |= cirrus_linear_readb(opaque, addr + 1) << 8;
2353 v |= cirrus_linear_readb(opaque, addr + 2) << 16;
2354 v |= cirrus_linear_readb(opaque, addr + 3) << 24;
2355 return v;
2356 }
2357
2358 static void cirrus_linear_writeb(void *opaque, target_phys_addr_t addr,
2359 uint32_t val)
2360 {
2361 CirrusVGAState *s = opaque;
2362 unsigned mode;
2363
2364 addr &= s->cirrus_addr_mask;
2365
2366 if (((s->vga.sr[0x17] & 0x44) == 0x44) &&
2367 ((addr & s->linear_mmio_mask) == s->linear_mmio_mask)) {
2368 /* memory-mapped I/O */
2369 cirrus_mmio_blt_write(s, addr & 0xff, val);
2370 } else if (s->cirrus_srcptr != s->cirrus_srcptr_end) {
2371 /* bitblt */
2372 *s->cirrus_srcptr++ = (uint8_t) val;
2373 if (s->cirrus_srcptr >= s->cirrus_srcptr_end) {
2374 cirrus_bitblt_cputovideo_next(s);
2375 }
2376 } else {
2377 /* video memory */
2378 if ((s->vga.gr[0x0B] & 0x14) == 0x14) {
2379 addr <<= 4;
2380 } else if (s->vga.gr[0x0B] & 0x02) {
2381 addr <<= 3;
2382 }
2383 addr &= s->cirrus_addr_mask;
2384
2385 mode = s->vga.gr[0x05] & 0x7;
2386 if (mode < 4 || mode > 5 || ((s->vga.gr[0x0B] & 0x4) == 0)) {
2387 *(s->vga.vram_ptr + addr) = (uint8_t) val;
2388 memory_region_set_dirty(&s->vga.vram, addr);
2389 } else {
2390 if ((s->vga.gr[0x0B] & 0x14) != 0x14) {
2391 cirrus_mem_writeb_mode4and5_8bpp(s, mode, addr, val);
2392 } else {
2393 cirrus_mem_writeb_mode4and5_16bpp(s, mode, addr, val);
2394 }
2395 }
2396 }
2397 }
2398
2399 static void cirrus_linear_writew(void *opaque, target_phys_addr_t addr,
2400 uint32_t val)
2401 {
2402 cirrus_linear_writeb(opaque, addr, val & 0xff);
2403 cirrus_linear_writeb(opaque, addr + 1, (val >> 8) & 0xff);
2404 }
2405
2406 static void cirrus_linear_writel(void *opaque, target_phys_addr_t addr,
2407 uint32_t val)
2408 {
2409 cirrus_linear_writeb(opaque, addr, val & 0xff);
2410 cirrus_linear_writeb(opaque, addr + 1, (val >> 8) & 0xff);
2411 cirrus_linear_writeb(opaque, addr + 2, (val >> 16) & 0xff);
2412 cirrus_linear_writeb(opaque, addr + 3, (val >> 24) & 0xff);
2413 }
2414
2415
2416 static uint64_t cirrus_linear_read(void *opaque, target_phys_addr_t addr,
2417 unsigned size)
2418 {
2419 CirrusVGAState *s = opaque;
2420
2421 switch (size) {
2422 case 1: return cirrus_linear_readb(s, addr);
2423 case 2: return cirrus_linear_readw(s, addr);
2424 case 4: return cirrus_linear_readl(s, addr);
2425 default: abort();
2426 }
2427 }
2428
2429 static void cirrus_linear_write(void *opaque, target_phys_addr_t addr,
2430 uint64_t data, unsigned size)
2431 {
2432 CirrusVGAState *s = opaque;
2433
2434 switch (size) {
2435 case 1: return cirrus_linear_writeb(s, addr, data);
2436 case 2: return cirrus_linear_writew(s, addr, data);
2437 case 4: return cirrus_linear_writel(s, addr, data);
2438 default: abort();
2439 }
2440 }
2441
2442 /***************************************
2443 *
2444 * system to screen memory access
2445 *
2446 ***************************************/
2447
2448
2449 static uint32_t cirrus_linear_bitblt_readb(void *opaque, target_phys_addr_t addr)
2450 {
2451 uint32_t ret;
2452
2453 /* XXX handle bitblt */
2454 ret = 0xff;
2455 return ret;
2456 }
2457
2458 static uint32_t cirrus_linear_bitblt_readw(void *opaque, target_phys_addr_t addr)
2459 {
2460 uint32_t v;
2461
2462 v = cirrus_linear_bitblt_readb(opaque, addr);
2463 v |= cirrus_linear_bitblt_readb(opaque, addr + 1) << 8;
2464 return v;
2465 }
2466
2467 static uint32_t cirrus_linear_bitblt_readl(void *opaque, target_phys_addr_t addr)
2468 {
2469 uint32_t v;
2470
2471 v = cirrus_linear_bitblt_readb(opaque, addr);
2472 v |= cirrus_linear_bitblt_readb(opaque, addr + 1) << 8;
2473 v |= cirrus_linear_bitblt_readb(opaque, addr + 2) << 16;
2474 v |= cirrus_linear_bitblt_readb(opaque, addr + 3) << 24;
2475 return v;
2476 }
2477
2478 static void cirrus_linear_bitblt_writeb(void *opaque, target_phys_addr_t addr,
2479 uint32_t val)
2480 {
2481 CirrusVGAState *s = opaque;
2482
2483 if (s->cirrus_srcptr != s->cirrus_srcptr_end) {
2484 /* bitblt */
2485 *s->cirrus_srcptr++ = (uint8_t) val;
2486 if (s->cirrus_srcptr >= s->cirrus_srcptr_end) {
2487 cirrus_bitblt_cputovideo_next(s);
2488 }
2489 }
2490 }
2491
2492 static void cirrus_linear_bitblt_writew(void *opaque, target_phys_addr_t addr,
2493 uint32_t val)
2494 {
2495 cirrus_linear_bitblt_writeb(opaque, addr, val & 0xff);
2496 cirrus_linear_bitblt_writeb(opaque, addr + 1, (val >> 8) & 0xff);
2497 }
2498
2499 static void cirrus_linear_bitblt_writel(void *opaque, target_phys_addr_t addr,
2500 uint32_t val)
2501 {
2502 cirrus_linear_bitblt_writeb(opaque, addr, val & 0xff);
2503 cirrus_linear_bitblt_writeb(opaque, addr + 1, (val >> 8) & 0xff);
2504 cirrus_linear_bitblt_writeb(opaque, addr + 2, (val >> 16) & 0xff);
2505 cirrus_linear_bitblt_writeb(opaque, addr + 3, (val >> 24) & 0xff);
2506 }
2507
2508 static uint64_t cirrus_linear_bitblt_read(void *opaque,
2509 target_phys_addr_t addr,
2510 unsigned size)
2511 {
2512 CirrusVGAState *s = opaque;
2513
2514 switch (size) {
2515 case 1: return cirrus_linear_bitblt_readb(s, addr);
2516 case 2: return cirrus_linear_bitblt_readw(s, addr);
2517 case 4: return cirrus_linear_bitblt_readl(s, addr);
2518 default: abort();
2519 }
2520 };
2521
2522 static void cirrus_linear_bitblt_write(void *opaque,
2523 target_phys_addr_t addr,
2524 uint64_t data,
2525 unsigned size)
2526 {
2527 CirrusVGAState *s = opaque;
2528
2529 switch (size) {
2530 case 1: return cirrus_linear_bitblt_writeb(s, addr, data);
2531 case 2: return cirrus_linear_bitblt_writew(s, addr, data);
2532 case 4: return cirrus_linear_bitblt_writel(s, addr, data);
2533 default: abort();
2534 }
2535 };
2536
2537 static const MemoryRegionOps cirrus_linear_bitblt_io_ops = {
2538 .read = cirrus_linear_bitblt_read,
2539 .write = cirrus_linear_bitblt_write,
2540 .endianness = DEVICE_LITTLE_ENDIAN,
2541 };
2542
2543 static void unmap_bank(CirrusVGAState *s, unsigned bank)
2544 {
2545 if (s->cirrus_bank[bank]) {
2546 memory_region_del_subregion(&s->low_mem_container,
2547 s->cirrus_bank[bank]);
2548 memory_region_destroy(s->cirrus_bank[bank]);
2549 qemu_free(s->cirrus_bank[bank]);
2550 s->cirrus_bank[bank] = NULL;
2551 }
2552 }
2553
2554 static void map_linear_vram_bank(CirrusVGAState *s, unsigned bank)
2555 {
2556 MemoryRegion *mr;
2557 static const char *names[] = { "vga.bank0", "vga.bank1" };
2558
2559 if (!(s->cirrus_srcptr != s->cirrus_srcptr_end)
2560 && !((s->vga.sr[0x07] & 0x01) == 0)
2561 && !((s->vga.gr[0x0B] & 0x14) == 0x14)
2562 && !(s->vga.gr[0x0B] & 0x02)) {
2563
2564 mr = qemu_malloc(sizeof(*mr));
2565 memory_region_init_alias(mr, names[bank], &s->vga.vram,
2566 s->cirrus_bank_base[bank], 0x8000);
2567 memory_region_add_subregion_overlap(
2568 &s->low_mem_container,
2569 0x8000 * bank,
2570 mr,
2571 1);
2572 unmap_bank(s, bank);
2573 s->cirrus_bank[bank] = mr;
2574 } else {
2575 unmap_bank(s, bank);
2576 }
2577 }
2578
2579 static void map_linear_vram(CirrusVGAState *s)
2580 {
2581 if (!s->linear_vram) {
2582 s->linear_vram = true;
2583 memory_region_add_subregion_overlap(&s->pci_bar, 0, &s->vga.vram, 1);
2584 }
2585 map_linear_vram_bank(s, 0);
2586 map_linear_vram_bank(s, 1);
2587 }
2588
2589 static void unmap_linear_vram(CirrusVGAState *s)
2590 {
2591 if (s->linear_vram) {
2592 s->linear_vram = false;
2593 memory_region_del_subregion(&s->pci_bar, &s->vga.vram);
2594 }
2595 unmap_bank(s, 0);
2596 unmap_bank(s, 1);
2597 }
2598
2599 /* Compute the memory access functions */
2600 static void cirrus_update_memory_access(CirrusVGAState *s)
2601 {
2602 unsigned mode;
2603
2604 if ((s->vga.sr[0x17] & 0x44) == 0x44) {
2605 goto generic_io;
2606 } else if (s->cirrus_srcptr != s->cirrus_srcptr_end) {
2607 goto generic_io;
2608 } else {
2609 if ((s->vga.gr[0x0B] & 0x14) == 0x14) {
2610 goto generic_io;
2611 } else if (s->vga.gr[0x0B] & 0x02) {
2612 goto generic_io;
2613 }
2614
2615 mode = s->vga.gr[0x05] & 0x7;
2616 if (mode < 4 || mode > 5 || ((s->vga.gr[0x0B] & 0x4) == 0)) {
2617 map_linear_vram(s);
2618 } else {
2619 generic_io:
2620 unmap_linear_vram(s);
2621 }
2622 }
2623 }
2624
2625
2626 /* I/O ports */
2627
2628 static uint32_t cirrus_vga_ioport_read(void *opaque, uint32_t addr)
2629 {
2630 CirrusVGAState *c = opaque;
2631 VGACommonState *s = &c->vga;
2632 int val, index;
2633
2634 if (vga_ioport_invalid(s, addr)) {
2635 val = 0xff;
2636 } else {
2637 switch (addr) {
2638 case 0x3c0:
2639 if (s->ar_flip_flop == 0) {
2640 val = s->ar_index;
2641 } else {
2642 val = 0;
2643 }
2644 break;
2645 case 0x3c1:
2646 index = s->ar_index & 0x1f;
2647 if (index < 21)
2648 val = s->ar[index];
2649 else
2650 val = 0;
2651 break;
2652 case 0x3c2:
2653 val = s->st00;
2654 break;
2655 case 0x3c4:
2656 val = s->sr_index;
2657 break;
2658 case 0x3c5:
2659 val = cirrus_vga_read_sr(c);
2660 break;
2661 #ifdef DEBUG_VGA_REG
2662 printf("vga: read SR%x = 0x%02x\n", s->sr_index, val);
2663 #endif
2664 break;
2665 case 0x3c6:
2666 val = cirrus_read_hidden_dac(c);
2667 break;
2668 case 0x3c7:
2669 val = s->dac_state;
2670 break;
2671 case 0x3c8:
2672 val = s->dac_write_index;
2673 c->cirrus_hidden_dac_lockindex = 0;
2674 break;
2675 case 0x3c9:
2676 val = cirrus_vga_read_palette(c);
2677 break;
2678 case 0x3ca:
2679 val = s->fcr;
2680 break;
2681 case 0x3cc:
2682 val = s->msr;
2683 break;
2684 case 0x3ce:
2685 val = s->gr_index;
2686 break;
2687 case 0x3cf:
2688 val = cirrus_vga_read_gr(c, s->gr_index);
2689 #ifdef DEBUG_VGA_REG
2690 printf("vga: read GR%x = 0x%02x\n", s->gr_index, val);
2691 #endif
2692 break;
2693 case 0x3b4:
2694 case 0x3d4:
2695 val = s->cr_index;
2696 break;
2697 case 0x3b5:
2698 case 0x3d5:
2699 val = cirrus_vga_read_cr(c, s->cr_index);
2700 #ifdef DEBUG_VGA_REG
2701 printf("vga: read CR%x = 0x%02x\n", s->cr_index, val);
2702 #endif
2703 break;
2704 case 0x3ba:
2705 case 0x3da:
2706 /* just toggle to fool polling */
2707 val = s->st01 = s->retrace(s);
2708 s->ar_flip_flop = 0;
2709 break;
2710 default:
2711 val = 0x00;
2712 break;
2713 }
2714 }
2715 #if defined(DEBUG_VGA)
2716 printf("VGA: read addr=0x%04x data=0x%02x\n", addr, val);
2717 #endif
2718 return val;
2719 }
2720
2721 static void cirrus_vga_ioport_write(void *opaque, uint32_t addr, uint32_t val)
2722 {
2723 CirrusVGAState *c = opaque;
2724 VGACommonState *s = &c->vga;
2725 int index;
2726
2727 /* check port range access depending on color/monochrome mode */
2728 if (vga_ioport_invalid(s, addr)) {
2729 return;
2730 }
2731 #ifdef DEBUG_VGA
2732 printf("VGA: write addr=0x%04x data=0x%02x\n", addr, val);
2733 #endif
2734
2735 switch (addr) {
2736 case 0x3c0:
2737 if (s->ar_flip_flop == 0) {
2738 val &= 0x3f;
2739 s->ar_index = val;
2740 } else {
2741 index = s->ar_index & 0x1f;
2742 switch (index) {
2743 case 0x00 ... 0x0f:
2744 s->ar[index] = val & 0x3f;
2745 break;
2746 case 0x10:
2747 s->ar[index] = val & ~0x10;
2748 break;
2749 case 0x11:
2750 s->ar[index] = val;
2751 break;
2752 case 0x12:
2753 s->ar[index] = val & ~0xc0;
2754 break;
2755 case 0x13:
2756 s->ar[index] = val & ~0xf0;
2757 break;
2758 case 0x14:
2759 s->ar[index] = val & ~0xf0;
2760 break;
2761 default:
2762 break;
2763 }
2764 }
2765 s->ar_flip_flop ^= 1;
2766 break;
2767 case 0x3c2:
2768 s->msr = val & ~0x10;
2769 s->update_retrace_info(s);
2770 break;
2771 case 0x3c4:
2772 s->sr_index = val;
2773 break;
2774 case 0x3c5:
2775 #ifdef DEBUG_VGA_REG
2776 printf("vga: write SR%x = 0x%02x\n", s->sr_index, val);
2777 #endif
2778 cirrus_vga_write_sr(c, val);
2779 break;
2780 break;
2781 case 0x3c6:
2782 cirrus_write_hidden_dac(c, val);
2783 break;
2784 case 0x3c7:
2785 s->dac_read_index = val;
2786 s->dac_sub_index = 0;
2787 s->dac_state = 3;
2788 break;
2789 case 0x3c8:
2790 s->dac_write_index = val;
2791 s->dac_sub_index = 0;
2792 s->dac_state = 0;
2793 break;
2794 case 0x3c9:
2795 cirrus_vga_write_palette(c, val);
2796 break;
2797 case 0x3ce:
2798 s->gr_index = val;
2799 break;
2800 case 0x3cf:
2801 #ifdef DEBUG_VGA_REG
2802 printf("vga: write GR%x = 0x%02x\n", s->gr_index, val);
2803 #endif
2804 cirrus_vga_write_gr(c, s->gr_index, val);
2805 break;
2806 case 0x3b4:
2807 case 0x3d4:
2808 s->cr_index = val;
2809 break;
2810 case 0x3b5:
2811 case 0x3d5:
2812 #ifdef DEBUG_VGA_REG
2813 printf("vga: write CR%x = 0x%02x\n", s->cr_index, val);
2814 #endif
2815 cirrus_vga_write_cr(c, val);
2816 break;
2817 case 0x3ba:
2818 case 0x3da:
2819 s->fcr = val & 0x10;
2820 break;
2821 }
2822 }
2823
2824 /***************************************
2825 *
2826 * memory-mapped I/O access
2827 *
2828 ***************************************/
2829
2830 static uint64_t cirrus_mmio_read(void *opaque, target_phys_addr_t addr,
2831 unsigned size)
2832 {
2833 CirrusVGAState *s = opaque;
2834
2835 if (addr >= 0x100) {
2836 return cirrus_mmio_blt_read(s, addr - 0x100);
2837 } else {
2838 return cirrus_vga_ioport_read(s, addr + 0x3c0);
2839 }
2840 }
2841
2842 static void cirrus_mmio_write(void *opaque, target_phys_addr_t addr,
2843 uint64_t val, unsigned size)
2844 {
2845 CirrusVGAState *s = opaque;
2846
2847 if (addr >= 0x100) {
2848 cirrus_mmio_blt_write(s, addr - 0x100, val);
2849 } else {
2850 cirrus_vga_ioport_write(s, addr + 0x3c0, val);
2851 }
2852 }
2853
2854 static const MemoryRegionOps cirrus_mmio_io_ops = {
2855 .read = cirrus_mmio_read,
2856 .write = cirrus_mmio_write,
2857 .endianness = DEVICE_LITTLE_ENDIAN,
2858 .impl = {
2859 .min_access_size = 1,
2860 .max_access_size = 1,
2861 },
2862 };
2863
2864 /* load/save state */
2865
2866 static int cirrus_post_load(void *opaque, int version_id)
2867 {
2868 CirrusVGAState *s = opaque;
2869
2870 s->vga.gr[0x00] = s->cirrus_shadow_gr0 & 0x0f;
2871 s->vga.gr[0x01] = s->cirrus_shadow_gr1 & 0x0f;
2872
2873 cirrus_update_memory_access(s);
2874 /* force refresh */
2875 s->vga.graphic_mode = -1;
2876 cirrus_update_bank_ptr(s, 0);
2877 cirrus_update_bank_ptr(s, 1);
2878 return 0;
2879 }
2880
2881 static const VMStateDescription vmstate_cirrus_vga = {
2882 .name = "cirrus_vga",
2883 .version_id = 2,
2884 .minimum_version_id = 1,
2885 .minimum_version_id_old = 1,
2886 .post_load = cirrus_post_load,
2887 .fields = (VMStateField []) {
2888 VMSTATE_UINT32(vga.latch, CirrusVGAState),
2889 VMSTATE_UINT8(vga.sr_index, CirrusVGAState),
2890 VMSTATE_BUFFER(vga.sr, CirrusVGAState),
2891 VMSTATE_UINT8(vga.gr_index, CirrusVGAState),
2892 VMSTATE_UINT8(cirrus_shadow_gr0, CirrusVGAState),
2893 VMSTATE_UINT8(cirrus_shadow_gr1, CirrusVGAState),
2894 VMSTATE_BUFFER_START_MIDDLE(vga.gr, CirrusVGAState, 2),
2895 VMSTATE_UINT8(vga.ar_index, CirrusVGAState),
2896 VMSTATE_BUFFER(vga.ar, CirrusVGAState),
2897 VMSTATE_INT32(vga.ar_flip_flop, CirrusVGAState),
2898 VMSTATE_UINT8(vga.cr_index, CirrusVGAState),
2899 VMSTATE_BUFFER(vga.cr, CirrusVGAState),
2900 VMSTATE_UINT8(vga.msr, CirrusVGAState),
2901 VMSTATE_UINT8(vga.fcr, CirrusVGAState),
2902 VMSTATE_UINT8(vga.st00, CirrusVGAState),
2903 VMSTATE_UINT8(vga.st01, CirrusVGAState),
2904 VMSTATE_UINT8(vga.dac_state, CirrusVGAState),
2905 VMSTATE_UINT8(vga.dac_sub_index, CirrusVGAState),
2906 VMSTATE_UINT8(vga.dac_read_index, CirrusVGAState),
2907 VMSTATE_UINT8(vga.dac_write_index, CirrusVGAState),
2908 VMSTATE_BUFFER(vga.dac_cache, CirrusVGAState),
2909 VMSTATE_BUFFER(vga.palette, CirrusVGAState),
2910 VMSTATE_INT32(vga.bank_offset, CirrusVGAState),
2911 VMSTATE_UINT8(cirrus_hidden_dac_lockindex, CirrusVGAState),
2912 VMSTATE_UINT8(cirrus_hidden_dac_data, CirrusVGAState),
2913 VMSTATE_UINT32(hw_cursor_x, CirrusVGAState),
2914 VMSTATE_UINT32(hw_cursor_y, CirrusVGAState),
2915 /* XXX: we do not save the bitblt state - we assume we do not save
2916 the state when the blitter is active */
2917 VMSTATE_END_OF_LIST()
2918 }
2919 };
2920
2921 static const VMStateDescription vmstate_pci_cirrus_vga = {
2922 .name = "cirrus_vga",
2923 .version_id = 2,
2924 .minimum_version_id = 2,
2925 .minimum_version_id_old = 2,
2926 .fields = (VMStateField []) {
2927 VMSTATE_PCI_DEVICE(dev, PCICirrusVGAState),
2928 VMSTATE_STRUCT(cirrus_vga, PCICirrusVGAState, 0,
2929 vmstate_cirrus_vga, CirrusVGAState),
2930 VMSTATE_END_OF_LIST()
2931 }
2932 };
2933
2934 /***************************************
2935 *
2936 * initialize
2937 *
2938 ***************************************/
2939
2940 static void cirrus_reset(void *opaque)
2941 {
2942 CirrusVGAState *s = opaque;
2943
2944 vga_common_reset(&s->vga);
2945 unmap_linear_vram(s);
2946 s->vga.sr[0x06] = 0x0f;
2947 if (s->device_id == CIRRUS_ID_CLGD5446) {
2948 /* 4MB 64 bit memory config, always PCI */
2949 s->vga.sr[0x1F] = 0x2d; // MemClock
2950 s->vga.gr[0x18] = 0x0f; // fastest memory configuration
2951 s->vga.sr[0x0f] = 0x98;
2952 s->vga.sr[0x17] = 0x20;
2953 s->vga.sr[0x15] = 0x04; /* memory size, 3=2MB, 4=4MB */
2954 } else {
2955 s->vga.sr[0x1F] = 0x22; // MemClock
2956 s->vga.sr[0x0F] = CIRRUS_MEMSIZE_2M;
2957 s->vga.sr[0x17] = s->bustype;
2958 s->vga.sr[0x15] = 0x03; /* memory size, 3=2MB, 4=4MB */
2959 }
2960 s->vga.cr[0x27] = s->device_id;
2961
2962 /* Win2K seems to assume that the pattern buffer is at 0xff
2963 initially ! */
2964 memset(s->vga.vram_ptr, 0xff, s->real_vram_size);
2965
2966 s->cirrus_hidden_dac_lockindex = 5;
2967 s->cirrus_hidden_dac_data = 0;
2968 }
2969
2970 static const MemoryRegionOps cirrus_linear_io_ops = {
2971 .read = cirrus_linear_read,
2972 .write = cirrus_linear_write,
2973 .endianness = DEVICE_LITTLE_ENDIAN,
2974 };
2975
2976 static void cirrus_init_common(CirrusVGAState * s, int device_id, int is_pci)
2977 {
2978 int i;
2979 static int inited;
2980
2981 if (!inited) {
2982 inited = 1;
2983 for(i = 0;i < 256; i++)
2984 rop_to_index[i] = CIRRUS_ROP_NOP_INDEX; /* nop rop */
2985 rop_to_index[CIRRUS_ROP_0] = 0;
2986 rop_to_index[CIRRUS_ROP_SRC_AND_DST] = 1;
2987 rop_to_index[CIRRUS_ROP_NOP] = 2;
2988 rop_to_index[CIRRUS_ROP_SRC_AND_NOTDST] = 3;
2989 rop_to_index[CIRRUS_ROP_NOTDST] = 4;
2990 rop_to_index[CIRRUS_ROP_SRC] = 5;
2991 rop_to_index[CIRRUS_ROP_1] = 6;
2992 rop_to_index[CIRRUS_ROP_NOTSRC_AND_DST] = 7;
2993 rop_to_index[CIRRUS_ROP_SRC_XOR_DST] = 8;
2994 rop_to_index[CIRRUS_ROP_SRC_OR_DST] = 9;
2995 rop_to_index[CIRRUS_ROP_NOTSRC_OR_NOTDST] = 10;
2996 rop_to_index[CIRRUS_ROP_SRC_NOTXOR_DST] = 11;
2997 rop_to_index[CIRRUS_ROP_SRC_OR_NOTDST] = 12;
2998 rop_to_index[CIRRUS_ROP_NOTSRC] = 13;
2999 rop_to_index[CIRRUS_ROP_NOTSRC_OR_DST] = 14;
3000 rop_to_index[CIRRUS_ROP_NOTSRC_AND_NOTDST] = 15;
3001 s->device_id = device_id;
3002 if (is_pci)
3003 s->bustype = CIRRUS_BUSTYPE_PCI;
3004 else
3005 s->bustype = CIRRUS_BUSTYPE_ISA;
3006 }
3007
3008 register_ioport_write(0x3c0, 16, 1, cirrus_vga_ioport_write, s);
3009
3010 register_ioport_write(0x3b4, 2, 1, cirrus_vga_ioport_write, s);
3011 register_ioport_write(0x3d4, 2, 1, cirrus_vga_ioport_write, s);
3012 register_ioport_write(0x3ba, 1, 1, cirrus_vga_ioport_write, s);
3013 register_ioport_write(0x3da, 1, 1, cirrus_vga_ioport_write, s);
3014
3015 register_ioport_read(0x3c0, 16, 1, cirrus_vga_ioport_read, s);
3016
3017 register_ioport_read(0x3b4, 2, 1, cirrus_vga_ioport_read, s);
3018 register_ioport_read(0x3d4, 2, 1, cirrus_vga_ioport_read, s);
3019 register_ioport_read(0x3ba, 1, 1, cirrus_vga_ioport_read, s);
3020 register_ioport_read(0x3da, 1, 1, cirrus_vga_ioport_read, s);
3021
3022 memory_region_init(&s->low_mem_container,
3023 "cirrus-lowmem-container",
3024 0x20000);
3025
3026 memory_region_init_io(&s->low_mem, &cirrus_vga_mem_ops, s,
3027 "cirrus-low-memory", 0x20000);
3028 memory_region_add_subregion(&s->low_mem_container, 0, &s->low_mem);
3029 memory_region_add_subregion_overlap(get_system_memory(),
3030 isa_mem_base + 0x000a0000,
3031 &s->low_mem_container,
3032 1);
3033 memory_region_set_coalescing(&s->low_mem);
3034
3035 /* I/O handler for LFB */
3036 memory_region_init_io(&s->cirrus_linear_io, &cirrus_linear_io_ops, s,
3037 "cirrus-linear-io", VGA_RAM_SIZE);
3038
3039 /* I/O handler for LFB */
3040 memory_region_init_io(&s->cirrus_linear_bitblt_io,
3041 &cirrus_linear_bitblt_io_ops,
3042 s,
3043 "cirrus-bitblt-mmio",
3044 0x400000);
3045
3046 /* I/O handler for memory-mapped I/O */
3047 memory_region_init_io(&s->cirrus_mmio_io, &cirrus_mmio_io_ops, s,
3048 "cirrus-mmio", CIRRUS_PNPMMIO_SIZE);
3049
3050 s->real_vram_size =
3051 (s->device_id == CIRRUS_ID_CLGD5446) ? 4096 * 1024 : 2048 * 1024;
3052
3053 /* XXX: s->vga.vram_size must be a power of two */
3054 s->cirrus_addr_mask = s->real_vram_size - 1;
3055 s->linear_mmio_mask = s->real_vram_size - 256;
3056
3057 s->vga.get_bpp = cirrus_get_bpp;
3058 s->vga.get_offsets = cirrus_get_offsets;
3059 s->vga.get_resolution = cirrus_get_resolution;
3060 s->vga.cursor_invalidate = cirrus_cursor_invalidate;
3061 s->vga.cursor_draw_line = cirrus_cursor_draw_line;
3062
3063 qemu_register_reset(cirrus_reset, s);
3064 }
3065
3066 /***************************************
3067 *
3068 * ISA bus support
3069 *
3070 ***************************************/
3071
3072 void isa_cirrus_vga_init(void)
3073 {
3074 CirrusVGAState *s;
3075
3076 s = qemu_mallocz(sizeof(CirrusVGAState));
3077
3078 vga_common_init(&s->vga, VGA_RAM_SIZE);
3079 cirrus_init_common(s, CIRRUS_ID_CLGD5430, 0);
3080 s->vga.ds = graphic_console_init(s->vga.update, s->vga.invalidate,
3081 s->vga.screen_dump, s->vga.text_update,
3082 &s->vga);
3083 vmstate_register(NULL, 0, &vmstate_cirrus_vga, s);
3084 rom_add_vga(VGABIOS_CIRRUS_FILENAME);
3085 /* XXX ISA-LFB support */
3086 }
3087
3088 /***************************************
3089 *
3090 * PCI bus support
3091 *
3092 ***************************************/
3093
3094 static int pci_cirrus_vga_initfn(PCIDevice *dev)
3095 {
3096 PCICirrusVGAState *d = DO_UPCAST(PCICirrusVGAState, dev, dev);
3097 CirrusVGAState *s = &d->cirrus_vga;
3098 PCIDeviceInfo *info = DO_UPCAST(PCIDeviceInfo, qdev, dev->qdev.info);
3099 int16_t device_id = info->device_id;
3100
3101 /* setup VGA */
3102 vga_common_init(&s->vga, VGA_RAM_SIZE);
3103 cirrus_init_common(s, device_id, 1);
3104 s->vga.ds = graphic_console_init(s->vga.update, s->vga.invalidate,
3105 s->vga.screen_dump, s->vga.text_update,
3106 &s->vga);
3107
3108 /* setup PCI */
3109
3110 memory_region_init(&s->pci_bar, "cirrus-pci-bar0", 0x2000000);
3111
3112 /* XXX: add byte swapping apertures */
3113 memory_region_add_subregion(&s->pci_bar, 0, &s->cirrus_linear_io);
3114 memory_region_add_subregion(&s->pci_bar, 0x1000000,
3115 &s->cirrus_linear_bitblt_io);
3116
3117 /* setup memory space */
3118 /* memory #0 LFB */
3119 /* memory #1 memory-mapped I/O */
3120 /* XXX: s->vga.vram_size must be a power of two */
3121 pci_register_bar_region(&d->dev, 0, PCI_BASE_ADDRESS_MEM_PREFETCH,
3122 &s->pci_bar);
3123 if (device_id == CIRRUS_ID_CLGD5446) {
3124 pci_register_bar_region(&d->dev, 1, 0, &s->cirrus_mmio_io);
3125 }
3126 return 0;
3127 }
3128
3129 void pci_cirrus_vga_init(PCIBus *bus)
3130 {
3131 pci_create_simple(bus, -1, "cirrus-vga");
3132 }
3133
3134 static PCIDeviceInfo cirrus_vga_info = {
3135 .qdev.name = "cirrus-vga",
3136 .qdev.desc = "Cirrus CLGD 54xx VGA",
3137 .qdev.size = sizeof(PCICirrusVGAState),
3138 .qdev.vmsd = &vmstate_pci_cirrus_vga,
3139 .no_hotplug = 1,
3140 .init = pci_cirrus_vga_initfn,
3141 .romfile = VGABIOS_CIRRUS_FILENAME,
3142 .vendor_id = PCI_VENDOR_ID_CIRRUS,
3143 .device_id = CIRRUS_ID_CLGD5446,
3144 .class_id = PCI_CLASS_DISPLAY_VGA,
3145 };
3146
3147 static void cirrus_vga_register(void)
3148 {
3149 pci_qdev_register(&cirrus_vga_info);
3150 }
3151 device_init(cirrus_vga_register);
Random patches