?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
ppc: Update SPR definitions
[qemu/kevin.git] / target-ppc / cpu.h
blob9ce301f1892233cbc78f8e5973b58777f907c6e8
1 /*
2 * PowerPC emulation cpu definitions for qemu.
3 *
4 * Copyright (c) 2003-2007 Jocelyn Mayer
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
18 */
19 #if !defined (__CPU_PPC_H__)
20 #define __CPU_PPC_H__
21
22 #include "qemu-common.h"
23
24 //#define PPC_EMULATE_32BITS_HYPV
25
26 #if defined (TARGET_PPC64)
27 /* PowerPC 64 definitions */
28 #define TARGET_LONG_BITS 64
29 #define TARGET_PAGE_BITS 12
30
31 #define TARGET_IS_BIENDIAN 1
32
33 /* Note that the official physical address space bits is 62-M where M
34 is implementation dependent. I've not looked up M for the set of
35 cpus we emulate at the system level. */
36 #define TARGET_PHYS_ADDR_SPACE_BITS 62
37
38 /* Note that the PPC environment architecture talks about 80 bit virtual
39 addresses, with segmentation. Obviously that's not all visible to a
40 single process, which is all we're concerned with here. */
41 #ifdef TARGET_ABI32
42 # define TARGET_VIRT_ADDR_SPACE_BITS 32
43 #else
44 # define TARGET_VIRT_ADDR_SPACE_BITS 64
45 #endif
46
47 #define TARGET_PAGE_BITS_64K 16
48 #define TARGET_PAGE_BITS_16M 24
49
50 #else /* defined (TARGET_PPC64) */
51 /* PowerPC 32 definitions */
52 #define TARGET_LONG_BITS 32
53
54 #if defined(TARGET_PPCEMB)
55 /* Specific definitions for PowerPC embedded */
56 /* BookE have 36 bits physical address space */
57 #if defined(CONFIG_USER_ONLY)
58 /* It looks like a lot of Linux programs assume page size
59 * is 4kB long. This is evil, but we have to deal with it...
60 */
61 #define TARGET_PAGE_BITS 12
62 #else /* defined(CONFIG_USER_ONLY) */
63 /* Pages can be 1 kB small */
64 #define TARGET_PAGE_BITS 10
65 #endif /* defined(CONFIG_USER_ONLY) */
66 #else /* defined(TARGET_PPCEMB) */
67 /* "standard" PowerPC 32 definitions */
68 #define TARGET_PAGE_BITS 12
69 #endif /* defined(TARGET_PPCEMB) */
70
71 #define TARGET_PHYS_ADDR_SPACE_BITS 36
72 #define TARGET_VIRT_ADDR_SPACE_BITS 32
73
74 #endif /* defined (TARGET_PPC64) */
75
76 #define CPUArchState struct CPUPPCState
77
78 #include "exec/cpu-defs.h"
79
80 #include "fpu/softfloat.h"
81
82 #if defined (TARGET_PPC64)
83 #define PPC_ELF_MACHINE EM_PPC64
84 #else
85 #define PPC_ELF_MACHINE EM_PPC
86 #endif
87
88 /*****************************************************************************/
89 /* MMU model */
90 typedef enum powerpc_mmu_t powerpc_mmu_t;
91 enum powerpc_mmu_t {
92 POWERPC_MMU_UNKNOWN = 0x00000000,
93 /* Standard 32 bits PowerPC MMU */
94 POWERPC_MMU_32B = 0x00000001,
95 /* PowerPC 6xx MMU with software TLB */
96 POWERPC_MMU_SOFT_6xx = 0x00000002,
97 /* PowerPC 74xx MMU with software TLB */
98 POWERPC_MMU_SOFT_74xx = 0x00000003,
99 /* PowerPC 4xx MMU with software TLB */
100 POWERPC_MMU_SOFT_4xx = 0x00000004,
101 /* PowerPC 4xx MMU with software TLB and zones protections */
102 POWERPC_MMU_SOFT_4xx_Z = 0x00000005,
103 /* PowerPC MMU in real mode only */
104 POWERPC_MMU_REAL = 0x00000006,
105 /* Freescale MPC8xx MMU model */
106 POWERPC_MMU_MPC8xx = 0x00000007,
107 /* BookE MMU model */
108 POWERPC_MMU_BOOKE = 0x00000008,
109 /* BookE 2.06 MMU model */
110 POWERPC_MMU_BOOKE206 = 0x00000009,
111 /* PowerPC 601 MMU model (specific BATs format) */
112 POWERPC_MMU_601 = 0x0000000A,
113 #if defined(TARGET_PPC64)
114 #define POWERPC_MMU_64 0x00010000
115 #define POWERPC_MMU_1TSEG 0x00020000
116 #define POWERPC_MMU_AMR 0x00040000
117 /* 64 bits PowerPC MMU */
118 POWERPC_MMU_64B = POWERPC_MMU_64 | 0x00000001,
119 /* Architecture 2.03 and later (has LPCR) */
120 POWERPC_MMU_2_03 = POWERPC_MMU_64 | 0x00000002,
121 /* Architecture 2.06 variant */
122 POWERPC_MMU_2_06 = POWERPC_MMU_64 | POWERPC_MMU_1TSEG
123 | POWERPC_MMU_AMR | 0x00000003,
124 /* Architecture 2.06 "degraded" (no 1T segments) */
125 POWERPC_MMU_2_06a = POWERPC_MMU_64 | POWERPC_MMU_AMR
126 | 0x00000003,
127 /* Architecture 2.07 variant */
128 POWERPC_MMU_2_07 = POWERPC_MMU_64 | POWERPC_MMU_1TSEG
129 | POWERPC_MMU_AMR | 0x00000004,
130 /* Architecture 2.07 "degraded" (no 1T segments) */
131 POWERPC_MMU_2_07a = POWERPC_MMU_64 | POWERPC_MMU_AMR
132 | 0x00000004,
133 #endif /* defined(TARGET_PPC64) */
134 };
135
136 /*****************************************************************************/
137 /* Exception model */
138 typedef enum powerpc_excp_t powerpc_excp_t;
139 enum powerpc_excp_t {
140 POWERPC_EXCP_UNKNOWN = 0,
141 /* Standard PowerPC exception model */
142 POWERPC_EXCP_STD,
143 /* PowerPC 40x exception model */
144 POWERPC_EXCP_40x,
145 /* PowerPC 601 exception model */
146 POWERPC_EXCP_601,
147 /* PowerPC 602 exception model */
148 POWERPC_EXCP_602,
149 /* PowerPC 603 exception model */
150 POWERPC_EXCP_603,
151 /* PowerPC 603e exception model */
152 POWERPC_EXCP_603E,
153 /* PowerPC G2 exception model */
154 POWERPC_EXCP_G2,
155 /* PowerPC 604 exception model */
156 POWERPC_EXCP_604,
157 /* PowerPC 7x0 exception model */
158 POWERPC_EXCP_7x0,
159 /* PowerPC 7x5 exception model */
160 POWERPC_EXCP_7x5,
161 /* PowerPC 74xx exception model */
162 POWERPC_EXCP_74xx,
163 /* BookE exception model */
164 POWERPC_EXCP_BOOKE,
165 #if defined(TARGET_PPC64)
166 /* PowerPC 970 exception model */
167 POWERPC_EXCP_970,
168 /* POWER7 exception model */
169 POWERPC_EXCP_POWER7,
170 #endif /* defined(TARGET_PPC64) */
171 };
172
173 /*****************************************************************************/
174 /* Exception vectors definitions */
175 enum {
176 POWERPC_EXCP_NONE = -1,
177 /* The 64 first entries are used by the PowerPC embedded specification */
178 POWERPC_EXCP_CRITICAL = 0, /* Critical input */
179 POWERPC_EXCP_MCHECK = 1, /* Machine check exception */
180 POWERPC_EXCP_DSI = 2, /* Data storage exception */
181 POWERPC_EXCP_ISI = 3, /* Instruction storage exception */
182 POWERPC_EXCP_EXTERNAL = 4, /* External input */
183 POWERPC_EXCP_ALIGN = 5, /* Alignment exception */
184 POWERPC_EXCP_PROGRAM = 6, /* Program exception */
185 POWERPC_EXCP_FPU = 7, /* Floating-point unavailable exception */
186 POWERPC_EXCP_SYSCALL = 8, /* System call exception */
187 POWERPC_EXCP_APU = 9, /* Auxiliary processor unavailable */
188 POWERPC_EXCP_DECR = 10, /* Decrementer exception */
189 POWERPC_EXCP_FIT = 11, /* Fixed-interval timer interrupt */
190 POWERPC_EXCP_WDT = 12, /* Watchdog timer interrupt */
191 POWERPC_EXCP_DTLB = 13, /* Data TLB miss */
192 POWERPC_EXCP_ITLB = 14, /* Instruction TLB miss */
193 POWERPC_EXCP_DEBUG = 15, /* Debug interrupt */
194 /* Vectors 16 to 31 are reserved */
195 POWERPC_EXCP_SPEU = 32, /* SPE/embedded floating-point unavailable */
196 POWERPC_EXCP_EFPDI = 33, /* Embedded floating-point data interrupt */
197 POWERPC_EXCP_EFPRI = 34, /* Embedded floating-point round interrupt */
198 POWERPC_EXCP_EPERFM = 35, /* Embedded performance monitor interrupt */
199 POWERPC_EXCP_DOORI = 36, /* Embedded doorbell interrupt */
200 POWERPC_EXCP_DOORCI = 37, /* Embedded doorbell critical interrupt */
201 POWERPC_EXCP_GDOORI = 38, /* Embedded guest doorbell interrupt */
202 POWERPC_EXCP_GDOORCI = 39, /* Embedded guest doorbell critical interrupt*/
203 POWERPC_EXCP_HYPPRIV = 41, /* Embedded hypervisor priv instruction */
204 /* Vectors 42 to 63 are reserved */
205 /* Exceptions defined in the PowerPC server specification */
206 POWERPC_EXCP_RESET = 64, /* System reset exception */
207 POWERPC_EXCP_DSEG = 65, /* Data segment exception */
208 POWERPC_EXCP_ISEG = 66, /* Instruction segment exception */
209 POWERPC_EXCP_HDECR = 67, /* Hypervisor decrementer exception */
210 POWERPC_EXCP_TRACE = 68, /* Trace exception */
211 POWERPC_EXCP_HDSI = 69, /* Hypervisor data storage exception */
212 POWERPC_EXCP_HISI = 70, /* Hypervisor instruction storage exception */
213 POWERPC_EXCP_HDSEG = 71, /* Hypervisor data segment exception */
214 POWERPC_EXCP_HISEG = 72, /* Hypervisor instruction segment exception */
215 POWERPC_EXCP_VPU = 73, /* Vector unavailable exception */
216 /* 40x specific exceptions */
217 POWERPC_EXCP_PIT = 74, /* Programmable interval timer interrupt */
218 /* 601 specific exceptions */
219 POWERPC_EXCP_IO = 75, /* IO error exception */
220 POWERPC_EXCP_RUNM = 76, /* Run mode exception */
221 /* 602 specific exceptions */
222 POWERPC_EXCP_EMUL = 77, /* Emulation trap exception */
223 /* 602/603 specific exceptions */
224 POWERPC_EXCP_IFTLB = 78, /* Instruction fetch TLB miss */
225 POWERPC_EXCP_DLTLB = 79, /* Data load TLB miss */
226 POWERPC_EXCP_DSTLB = 80, /* Data store TLB miss */
227 /* Exceptions available on most PowerPC */
228 POWERPC_EXCP_FPA = 81, /* Floating-point assist exception */
229 POWERPC_EXCP_DABR = 82, /* Data address breakpoint */
230 POWERPC_EXCP_IABR = 83, /* Instruction address breakpoint */
231 POWERPC_EXCP_SMI = 84, /* System management interrupt */
232 POWERPC_EXCP_PERFM = 85, /* Embedded performance monitor interrupt */
233 /* 7xx/74xx specific exceptions */
234 POWERPC_EXCP_THERM = 86, /* Thermal interrupt */
235 /* 74xx specific exceptions */
236 POWERPC_EXCP_VPUA = 87, /* Vector assist exception */
237 /* 970FX specific exceptions */
238 POWERPC_EXCP_SOFTP = 88, /* Soft patch exception */
239 POWERPC_EXCP_MAINT = 89, /* Maintenance exception */
240 /* Freescale embedded cores specific exceptions */
241 POWERPC_EXCP_MEXTBR = 90, /* Maskable external breakpoint */
242 POWERPC_EXCP_NMEXTBR = 91, /* Non maskable external breakpoint */
243 POWERPC_EXCP_ITLBE = 92, /* Instruction TLB error */
244 POWERPC_EXCP_DTLBE = 93, /* Data TLB error */
245 /* VSX Unavailable (Power ISA 2.06 and later) */
246 POWERPC_EXCP_VSXU = 94, /* VSX Unavailable */
247 POWERPC_EXCP_FU = 95, /* Facility Unavailable */
248 /* EOL */
249 POWERPC_EXCP_NB = 96,
250 /* QEMU exceptions: used internally during code translation */
251 POWERPC_EXCP_STOP = 0x200, /* stop translation */
252 POWERPC_EXCP_BRANCH = 0x201, /* branch instruction */
253 /* QEMU exceptions: special cases we want to stop translation */
254 POWERPC_EXCP_SYNC = 0x202, /* context synchronizing instruction */
255 POWERPC_EXCP_SYSCALL_USER = 0x203, /* System call in user mode only */
256 POWERPC_EXCP_STCX = 0x204 /* Conditional stores in user mode */
257 };
258
259 /* Exceptions error codes */
260 enum {
261 /* Exception subtypes for POWERPC_EXCP_ALIGN */
262 POWERPC_EXCP_ALIGN_FP = 0x01, /* FP alignment exception */
263 POWERPC_EXCP_ALIGN_LST = 0x02, /* Unaligned mult/extern load/store */
264 POWERPC_EXCP_ALIGN_LE = 0x03, /* Multiple little-endian access */
265 POWERPC_EXCP_ALIGN_PROT = 0x04, /* Access cross protection boundary */
266 POWERPC_EXCP_ALIGN_BAT = 0x05, /* Access cross a BAT/seg boundary */
267 POWERPC_EXCP_ALIGN_CACHE = 0x06, /* Impossible dcbz access */
268 /* Exception subtypes for POWERPC_EXCP_PROGRAM */
269 /* FP exceptions */
270 POWERPC_EXCP_FP = 0x10,
271 POWERPC_EXCP_FP_OX = 0x01, /* FP overflow */
272 POWERPC_EXCP_FP_UX = 0x02, /* FP underflow */
273 POWERPC_EXCP_FP_ZX = 0x03, /* FP divide by zero */
274 POWERPC_EXCP_FP_XX = 0x04, /* FP inexact */
275 POWERPC_EXCP_FP_VXSNAN = 0x05, /* FP invalid SNaN op */
276 POWERPC_EXCP_FP_VXISI = 0x06, /* FP invalid infinite subtraction */
277 POWERPC_EXCP_FP_VXIDI = 0x07, /* FP invalid infinite divide */
278 POWERPC_EXCP_FP_VXZDZ = 0x08, /* FP invalid zero divide */
279 POWERPC_EXCP_FP_VXIMZ = 0x09, /* FP invalid infinite * zero */
280 POWERPC_EXCP_FP_VXVC = 0x0A, /* FP invalid compare */
281 POWERPC_EXCP_FP_VXSOFT = 0x0B, /* FP invalid operation */
282 POWERPC_EXCP_FP_VXSQRT = 0x0C, /* FP invalid square root */
283 POWERPC_EXCP_FP_VXCVI = 0x0D, /* FP invalid integer conversion */
284 /* Invalid instruction */
285 POWERPC_EXCP_INVAL = 0x20,
286 POWERPC_EXCP_INVAL_INVAL = 0x01, /* Invalid instruction */
287 POWERPC_EXCP_INVAL_LSWX = 0x02, /* Invalid lswx instruction */
288 POWERPC_EXCP_INVAL_SPR = 0x03, /* Invalid SPR access */
289 POWERPC_EXCP_INVAL_FP = 0x04, /* Unimplemented mandatory fp instr */
290 /* Privileged instruction */
291 POWERPC_EXCP_PRIV = 0x30,
292 POWERPC_EXCP_PRIV_OPC = 0x01, /* Privileged operation exception */
293 POWERPC_EXCP_PRIV_REG = 0x02, /* Privileged register exception */
294 /* Trap */
295 POWERPC_EXCP_TRAP = 0x40,
296 };
297
298 /*****************************************************************************/
299 /* Input pins model */
300 typedef enum powerpc_input_t powerpc_input_t;
301 enum powerpc_input_t {
302 PPC_FLAGS_INPUT_UNKNOWN = 0,
303 /* PowerPC 6xx bus */
304 PPC_FLAGS_INPUT_6xx,
305 /* BookE bus */
306 PPC_FLAGS_INPUT_BookE,
307 /* PowerPC 405 bus */
308 PPC_FLAGS_INPUT_405,
309 /* PowerPC 970 bus */
310 PPC_FLAGS_INPUT_970,
311 /* PowerPC POWER7 bus */
312 PPC_FLAGS_INPUT_POWER7,
313 /* PowerPC 401 bus */
314 PPC_FLAGS_INPUT_401,
315 /* Freescale RCPU bus */
316 PPC_FLAGS_INPUT_RCPU,
317 };
318
319 #define PPC_INPUT(env) (env->bus_model)
320
321 /*****************************************************************************/
322 typedef struct opc_handler_t opc_handler_t;
323
324 /*****************************************************************************/
325 /* Types used to describe some PowerPC registers */
326 typedef struct CPUPPCState CPUPPCState;
327 typedef struct DisasContext DisasContext;
328 typedef struct ppc_tb_t ppc_tb_t;
329 typedef struct ppc_spr_t ppc_spr_t;
330 typedef struct ppc_dcr_t ppc_dcr_t;
331 typedef union ppc_avr_t ppc_avr_t;
332 typedef union ppc_tlb_t ppc_tlb_t;
333
334 /* SPR access micro-ops generations callbacks */
335 struct ppc_spr_t {
336 void (*uea_read)(DisasContext *ctx, int gpr_num, int spr_num);
337 void (*uea_write)(DisasContext *ctx, int spr_num, int gpr_num);
338 #if !defined(CONFIG_USER_ONLY)
339 void (*oea_read)(DisasContext *ctx, int gpr_num, int spr_num);
340 void (*oea_write)(DisasContext *ctx, int spr_num, int gpr_num);
341 void (*hea_read)(DisasContext *ctx, int gpr_num, int spr_num);
342 void (*hea_write)(DisasContext *ctx, int spr_num, int gpr_num);
343 #endif
344 const char *name;
345 target_ulong default_value;
346 #ifdef CONFIG_KVM
347 /* We (ab)use the fact that all the SPRs will have ids for the
348 * ONE_REG interface will have KVM_REG_PPC to use 0 as meaning,
349 * don't sync this */
350 uint64_t one_reg_id;
351 #endif
352 };
353
354 /* Altivec registers (128 bits) */
355 union ppc_avr_t {
356 float32 f[4];
357 uint8_t u8[16];
358 uint16_t u16[8];
359 uint32_t u32[4];
360 int8_t s8[16];
361 int16_t s16[8];
362 int32_t s32[4];
363 uint64_t u64[2];
364 int64_t s64[2];
365 #ifdef CONFIG_INT128
366 __uint128_t u128;
367 #endif
368 };
369
370 #if !defined(CONFIG_USER_ONLY)
371 /* Software TLB cache */
372 typedef struct ppc6xx_tlb_t ppc6xx_tlb_t;
373 struct ppc6xx_tlb_t {
374 target_ulong pte0;
375 target_ulong pte1;
376 target_ulong EPN;
377 };
378
379 typedef struct ppcemb_tlb_t ppcemb_tlb_t;
380 struct ppcemb_tlb_t {
381 uint64_t RPN;
382 target_ulong EPN;
383 target_ulong PID;
384 target_ulong size;
385 uint32_t prot;
386 uint32_t attr; /* Storage attributes */
387 };
388
389 typedef struct ppcmas_tlb_t {
390 uint32_t mas8;
391 uint32_t mas1;
392 uint64_t mas2;
393 uint64_t mas7_3;
394 } ppcmas_tlb_t;
395
396 union ppc_tlb_t {
397 ppc6xx_tlb_t *tlb6;
398 ppcemb_tlb_t *tlbe;
399 ppcmas_tlb_t *tlbm;
400 };
401
402 /* possible TLB variants */
403 #define TLB_NONE 0
404 #define TLB_6XX 1
405 #define TLB_EMB 2
406 #define TLB_MAS 3
407 #endif
408
409 #define SDR_32_HTABORG 0xFFFF0000UL
410 #define SDR_32_HTABMASK 0x000001FFUL
411
412 #if defined(TARGET_PPC64)
413 #define SDR_64_HTABORG 0xFFFFFFFFFFFC0000ULL
414 #define SDR_64_HTABSIZE 0x000000000000001FULL
415 #endif /* defined(TARGET_PPC64 */
416
417 typedef struct ppc_slb_t ppc_slb_t;
418 struct ppc_slb_t {
419 uint64_t esid;
420 uint64_t vsid;
421 const struct ppc_one_seg_page_size *sps;
422 };
423
424 #define MAX_SLB_ENTRIES 64
425 #define SEGMENT_SHIFT_256M 28
426 #define SEGMENT_MASK_256M (~((1ULL << SEGMENT_SHIFT_256M) - 1))
427
428 #define SEGMENT_SHIFT_1T 40
429 #define SEGMENT_MASK_1T (~((1ULL << SEGMENT_SHIFT_1T) - 1))
430
431
432 /*****************************************************************************/
433 /* Machine state register bits definition */
434 #define MSR_SF 63 /* Sixty-four-bit mode hflags */
435 #define MSR_TAG 62 /* Tag-active mode (POWERx ?) */
436 #define MSR_ISF 61 /* Sixty-four-bit interrupt mode on 630 */
437 #define MSR_SHV 60 /* hypervisor state hflags */
438 #define MSR_TS0 34 /* Transactional state, 2 bits (Book3s) */
439 #define MSR_TS1 33
440 #define MSR_TM 32 /* Transactional Memory Available (Book3s) */
441 #define MSR_CM 31 /* Computation mode for BookE hflags */
442 #define MSR_ICM 30 /* Interrupt computation mode for BookE */
443 #define MSR_THV 29 /* hypervisor state for 32 bits PowerPC hflags */
444 #define MSR_GS 28 /* guest state for BookE */
445 #define MSR_UCLE 26 /* User-mode cache lock enable for BookE */
446 #define MSR_VR 25 /* altivec available x hflags */
447 #define MSR_SPE 25 /* SPE enable for BookE x hflags */
448 #define MSR_AP 23 /* Access privilege state on 602 hflags */
449 #define MSR_VSX 23 /* Vector Scalar Extension (ISA 2.06 and later) x hflags */
450 #define MSR_SA 22 /* Supervisor access mode on 602 hflags */
451 #define MSR_KEY 19 /* key bit on 603e */
452 #define MSR_POW 18 /* Power management */
453 #define MSR_TGPR 17 /* TGPR usage on 602/603 x */
454 #define MSR_CE 17 /* Critical interrupt enable on embedded PowerPC x */
455 #define MSR_ILE 16 /* Interrupt little-endian mode */
456 #define MSR_EE 15 /* External interrupt enable */
457 #define MSR_PR 14 /* Problem state hflags */
458 #define MSR_FP 13 /* Floating point available hflags */
459 #define MSR_ME 12 /* Machine check interrupt enable */
460 #define MSR_FE0 11 /* Floating point exception mode 0 hflags */
461 #define MSR_SE 10 /* Single-step trace enable x hflags */
462 #define MSR_DWE 10 /* Debug wait enable on 405 x */
463 #define MSR_UBLE 10 /* User BTB lock enable on e500 x */
464 #define MSR_BE 9 /* Branch trace enable x hflags */
465 #define MSR_DE 9 /* Debug interrupts enable on embedded PowerPC x */
466 #define MSR_FE1 8 /* Floating point exception mode 1 hflags */
467 #define MSR_AL 7 /* AL bit on POWER */
468 #define MSR_EP 6 /* Exception prefix on 601 */
469 #define MSR_IR 5 /* Instruction relocate */
470 #define MSR_DR 4 /* Data relocate */
471 #define MSR_PE 3 /* Protection enable on 403 */
472 #define MSR_PX 2 /* Protection exclusive on 403 x */
473 #define MSR_PMM 2 /* Performance monitor mark on POWER x */
474 #define MSR_RI 1 /* Recoverable interrupt 1 */
475 #define MSR_LE 0 /* Little-endian mode 1 hflags */
476
477 /* LPCR bits */
478 #define LPCR_VPM0 (1ull << (63 - 0))
479 #define LPCR_VPM1 (1ull << (63 - 1))
480 #define LPCR_ISL (1ull << (63 - 2))
481 #define LPCR_KBV (1ull << (63 - 3))
482 #define LPCR_ILE (1ull << (63 - 38))
483 #define LPCR_MER (1ull << (63 - 52))
484 #define LPCR_LPES0 (1ull << (63 - 60))
485 #define LPCR_LPES1 (1ull << (63 - 61))
486 #define LPCR_AIL_SHIFT (63 - 40) /* Alternate interrupt location */
487 #define LPCR_AIL (3ull << LPCR_AIL_SHIFT)
488
489 #define msr_sf ((env->msr >> MSR_SF) & 1)
490 #define msr_isf ((env->msr >> MSR_ISF) & 1)
491 #define msr_shv ((env->msr >> MSR_SHV) & 1)
492 #define msr_cm ((env->msr >> MSR_CM) & 1)
493 #define msr_icm ((env->msr >> MSR_ICM) & 1)
494 #define msr_thv ((env->msr >> MSR_THV) & 1)
495 #define msr_gs ((env->msr >> MSR_GS) & 1)
496 #define msr_ucle ((env->msr >> MSR_UCLE) & 1)
497 #define msr_vr ((env->msr >> MSR_VR) & 1)
498 #define msr_spe ((env->msr >> MSR_SPE) & 1)
499 #define msr_ap ((env->msr >> MSR_AP) & 1)
500 #define msr_vsx ((env->msr >> MSR_VSX) & 1)
501 #define msr_sa ((env->msr >> MSR_SA) & 1)
502 #define msr_key ((env->msr >> MSR_KEY) & 1)
503 #define msr_pow ((env->msr >> MSR_POW) & 1)
504 #define msr_tgpr ((env->msr >> MSR_TGPR) & 1)
505 #define msr_ce ((env->msr >> MSR_CE) & 1)
506 #define msr_ile ((env->msr >> MSR_ILE) & 1)
507 #define msr_ee ((env->msr >> MSR_EE) & 1)
508 #define msr_pr ((env->msr >> MSR_PR) & 1)
509 #define msr_fp ((env->msr >> MSR_FP) & 1)
510 #define msr_me ((env->msr >> MSR_ME) & 1)
511 #define msr_fe0 ((env->msr >> MSR_FE0) & 1)
512 #define msr_se ((env->msr >> MSR_SE) & 1)
513 #define msr_dwe ((env->msr >> MSR_DWE) & 1)
514 #define msr_uble ((env->msr >> MSR_UBLE) & 1)
515 #define msr_be ((env->msr >> MSR_BE) & 1)
516 #define msr_de ((env->msr >> MSR_DE) & 1)
517 #define msr_fe1 ((env->msr >> MSR_FE1) & 1)
518 #define msr_al ((env->msr >> MSR_AL) & 1)
519 #define msr_ep ((env->msr >> MSR_EP) & 1)
520 #define msr_ir ((env->msr >> MSR_IR) & 1)
521 #define msr_dr ((env->msr >> MSR_DR) & 1)
522 #define msr_pe ((env->msr >> MSR_PE) & 1)
523 #define msr_px ((env->msr >> MSR_PX) & 1)
524 #define msr_pmm ((env->msr >> MSR_PMM) & 1)
525 #define msr_ri ((env->msr >> MSR_RI) & 1)
526 #define msr_le ((env->msr >> MSR_LE) & 1)
527 #define msr_ts ((env->msr >> MSR_TS1) & 3)
528 #define msr_tm ((env->msr >> MSR_TM) & 1)
529
530 /* Hypervisor bit is more specific */
531 #if defined(TARGET_PPC64)
532 #define MSR_HVB (1ULL << MSR_SHV)
533 #define msr_hv msr_shv
534 #else
535 #if defined(PPC_EMULATE_32BITS_HYPV)
536 #define MSR_HVB (1ULL << MSR_THV)
537 #define msr_hv msr_thv
538 #else
539 #define MSR_HVB (0ULL)
540 #define msr_hv (0)
541 #endif
542 #endif
543
544 /* Facility Status and Control (FSCR) bits */
545 #define FSCR_EBB (63 - 56) /* Event-Based Branch Facility */
546 #define FSCR_TAR (63 - 55) /* Target Address Register */
547 /* Interrupt cause mask and position in FSCR. HFSCR has the same format */
548 #define FSCR_IC_MASK (0xFFULL)
549 #define FSCR_IC_POS (63 - 7)
550 #define FSCR_IC_DSCR_SPR3 2
551 #define FSCR_IC_PMU 3
552 #define FSCR_IC_BHRB 4
553 #define FSCR_IC_TM 5
554 #define FSCR_IC_EBB 7
555 #define FSCR_IC_TAR 8
556
557 /* Exception state register bits definition */
558 #define ESR_PIL (1 << (63 - 36)) /* Illegal Instruction */
559 #define ESR_PPR (1 << (63 - 37)) /* Privileged Instruction */
560 #define ESR_PTR (1 << (63 - 38)) /* Trap */
561 #define ESR_FP (1 << (63 - 39)) /* Floating-Point Operation */
562 #define ESR_ST (1 << (63 - 40)) /* Store Operation */
563 #define ESR_AP (1 << (63 - 44)) /* Auxiliary Processor Operation */
564 #define ESR_PUO (1 << (63 - 45)) /* Unimplemented Operation */
565 #define ESR_BO (1 << (63 - 46)) /* Byte Ordering */
566 #define ESR_PIE (1 << (63 - 47)) /* Imprecise exception */
567 #define ESR_DATA (1 << (63 - 53)) /* Data Access (Embedded page table) */
568 #define ESR_TLBI (1 << (63 - 54)) /* TLB Ineligible (Embedded page table) */
569 #define ESR_PT (1 << (63 - 55)) /* Page Table (Embedded page table) */
570 #define ESR_SPV (1 << (63 - 56)) /* SPE/VMX operation */
571 #define ESR_EPID (1 << (63 - 57)) /* External Process ID operation */
572 #define ESR_VLEMI (1 << (63 - 58)) /* VLE operation */
573 #define ESR_MIF (1 << (63 - 62)) /* Misaligned instruction (VLE) */
574
575 /* Transaction EXception And Summary Register bits */
576 #define TEXASR_FAILURE_PERSISTENT (63 - 7)
577 #define TEXASR_DISALLOWED (63 - 8)
578 #define TEXASR_NESTING_OVERFLOW (63 - 9)
579 #define TEXASR_FOOTPRINT_OVERFLOW (63 - 10)
580 #define TEXASR_SELF_INDUCED_CONFLICT (63 - 11)
581 #define TEXASR_NON_TRANSACTIONAL_CONFLICT (63 - 12)
582 #define TEXASR_TRANSACTION_CONFLICT (63 - 13)
583 #define TEXASR_TRANSLATION_INVALIDATION_CONFLICT (63 - 14)
584 #define TEXASR_IMPLEMENTATION_SPECIFIC (63 - 15)
585 #define TEXASR_INSTRUCTION_FETCH_CONFLICT (63 - 16)
586 #define TEXASR_ABORT (63 - 31)
587 #define TEXASR_SUSPENDED (63 - 32)
588 #define TEXASR_PRIVILEGE_HV (63 - 34)
589 #define TEXASR_PRIVILEGE_PR (63 - 35)
590 #define TEXASR_FAILURE_SUMMARY (63 - 36)
591 #define TEXASR_TFIAR_EXACT (63 - 37)
592 #define TEXASR_ROT (63 - 38)
593 #define TEXASR_TRANSACTION_LEVEL (63 - 52) /* 12 bits */
594
595 enum {
596 POWERPC_FLAG_NONE = 0x00000000,
597 /* Flag for MSR bit 25 signification (VRE/SPE) */
598 POWERPC_FLAG_SPE = 0x00000001,
599 POWERPC_FLAG_VRE = 0x00000002,
600 /* Flag for MSR bit 17 signification (TGPR/CE) */
601 POWERPC_FLAG_TGPR = 0x00000004,
602 POWERPC_FLAG_CE = 0x00000008,
603 /* Flag for MSR bit 10 signification (SE/DWE/UBLE) */
604 POWERPC_FLAG_SE = 0x00000010,
605 POWERPC_FLAG_DWE = 0x00000020,
606 POWERPC_FLAG_UBLE = 0x00000040,
607 /* Flag for MSR bit 9 signification (BE/DE) */
608 POWERPC_FLAG_BE = 0x00000080,
609 POWERPC_FLAG_DE = 0x00000100,
610 /* Flag for MSR bit 2 signification (PX/PMM) */
611 POWERPC_FLAG_PX = 0x00000200,
612 POWERPC_FLAG_PMM = 0x00000400,
613 /* Flag for special features */
614 /* Decrementer clock: RTC clock (POWER, 601) or bus clock */
615 POWERPC_FLAG_RTC_CLK = 0x00010000,
616 POWERPC_FLAG_BUS_CLK = 0x00020000,
617 /* Has CFAR */
618 POWERPC_FLAG_CFAR = 0x00040000,
619 /* Has VSX */
620 POWERPC_FLAG_VSX = 0x00080000,
621 /* Has Transaction Memory (ISA 2.07) */
622 POWERPC_FLAG_TM = 0x00100000,
623 };
624
625 /*****************************************************************************/
626 /* Floating point status and control register */
627 #define FPSCR_FX 31 /* Floating-point exception summary */
628 #define FPSCR_FEX 30 /* Floating-point enabled exception summary */
629 #define FPSCR_VX 29 /* Floating-point invalid operation exception summ. */
630 #define FPSCR_OX 28 /* Floating-point overflow exception */
631 #define FPSCR_UX 27 /* Floating-point underflow exception */
632 #define FPSCR_ZX 26 /* Floating-point zero divide exception */
633 #define FPSCR_XX 25 /* Floating-point inexact exception */
634 #define FPSCR_VXSNAN 24 /* Floating-point invalid operation exception (sNan) */
635 #define FPSCR_VXISI 23 /* Floating-point invalid operation exception (inf) */
636 #define FPSCR_VXIDI 22 /* Floating-point invalid operation exception (inf) */
637 #define FPSCR_VXZDZ 21 /* Floating-point invalid operation exception (zero) */
638 #define FPSCR_VXIMZ 20 /* Floating-point invalid operation exception (inf) */
639 #define FPSCR_VXVC 19 /* Floating-point invalid operation exception (comp) */
640 #define FPSCR_FR 18 /* Floating-point fraction rounded */
641 #define FPSCR_FI 17 /* Floating-point fraction inexact */
642 #define FPSCR_C 16 /* Floating-point result class descriptor */
643 #define FPSCR_FL 15 /* Floating-point less than or negative */
644 #define FPSCR_FG 14 /* Floating-point greater than or negative */
645 #define FPSCR_FE 13 /* Floating-point equal or zero */
646 #define FPSCR_FU 12 /* Floating-point unordered or NaN */
647 #define FPSCR_FPCC 12 /* Floating-point condition code */
648 #define FPSCR_FPRF 12 /* Floating-point result flags */
649 #define FPSCR_VXSOFT 10 /* Floating-point invalid operation exception (soft) */
650 #define FPSCR_VXSQRT 9 /* Floating-point invalid operation exception (sqrt) */
651 #define FPSCR_VXCVI 8 /* Floating-point invalid operation exception (int) */
652 #define FPSCR_VE 7 /* Floating-point invalid operation exception enable */
653 #define FPSCR_OE 6 /* Floating-point overflow exception enable */
654 #define FPSCR_UE 5 /* Floating-point undeflow exception enable */
655 #define FPSCR_ZE 4 /* Floating-point zero divide exception enable */
656 #define FPSCR_XE 3 /* Floating-point inexact exception enable */
657 #define FPSCR_NI 2 /* Floating-point non-IEEE mode */
658 #define FPSCR_RN1 1
659 #define FPSCR_RN 0 /* Floating-point rounding control */
660 #define fpscr_fex (((env->fpscr) >> FPSCR_FEX) & 0x1)
661 #define fpscr_vx (((env->fpscr) >> FPSCR_VX) & 0x1)
662 #define fpscr_ox (((env->fpscr) >> FPSCR_OX) & 0x1)
663 #define fpscr_ux (((env->fpscr) >> FPSCR_UX) & 0x1)
664 #define fpscr_zx (((env->fpscr) >> FPSCR_ZX) & 0x1)
665 #define fpscr_xx (((env->fpscr) >> FPSCR_XX) & 0x1)
666 #define fpscr_vxsnan (((env->fpscr) >> FPSCR_VXSNAN) & 0x1)
667 #define fpscr_vxisi (((env->fpscr) >> FPSCR_VXISI) & 0x1)
668 #define fpscr_vxidi (((env->fpscr) >> FPSCR_VXIDI) & 0x1)
669 #define fpscr_vxzdz (((env->fpscr) >> FPSCR_VXZDZ) & 0x1)
670 #define fpscr_vximz (((env->fpscr) >> FPSCR_VXIMZ) & 0x1)
671 #define fpscr_vxvc (((env->fpscr) >> FPSCR_VXVC) & 0x1)
672 #define fpscr_fpcc (((env->fpscr) >> FPSCR_FPCC) & 0xF)
673 #define fpscr_vxsoft (((env->fpscr) >> FPSCR_VXSOFT) & 0x1)
674 #define fpscr_vxsqrt (((env->fpscr) >> FPSCR_VXSQRT) & 0x1)
675 #define fpscr_vxcvi (((env->fpscr) >> FPSCR_VXCVI) & 0x1)
676 #define fpscr_ve (((env->fpscr) >> FPSCR_VE) & 0x1)
677 #define fpscr_oe (((env->fpscr) >> FPSCR_OE) & 0x1)
678 #define fpscr_ue (((env->fpscr) >> FPSCR_UE) & 0x1)
679 #define fpscr_ze (((env->fpscr) >> FPSCR_ZE) & 0x1)
680 #define fpscr_xe (((env->fpscr) >> FPSCR_XE) & 0x1)
681 #define fpscr_ni (((env->fpscr) >> FPSCR_NI) & 0x1)
682 #define fpscr_rn (((env->fpscr) >> FPSCR_RN) & 0x3)
683 /* Invalid operation exception summary */
684 #define fpscr_ix ((env->fpscr) & ((1 << FPSCR_VXSNAN) | (1 << FPSCR_VXISI) | \
685 (1 << FPSCR_VXIDI) | (1 << FPSCR_VXZDZ) | \
686 (1 << FPSCR_VXIMZ) | (1 << FPSCR_VXVC) | \
687 (1 << FPSCR_VXSOFT) | (1 << FPSCR_VXSQRT) | \
688 (1 << FPSCR_VXCVI)))
689 /* exception summary */
690 #define fpscr_ex (((env->fpscr) >> FPSCR_XX) & 0x1F)
691 /* enabled exception summary */
692 #define fpscr_eex (((env->fpscr) >> FPSCR_XX) & ((env->fpscr) >> FPSCR_XE) & \
693 0x1F)
694
695 #define FP_FX (1ull << FPSCR_FX)
696 #define FP_FEX (1ull << FPSCR_FEX)
697 #define FP_VX (1ull << FPSCR_VX)
698 #define FP_OX (1ull << FPSCR_OX)
699 #define FP_UX (1ull << FPSCR_UX)
700 #define FP_ZX (1ull << FPSCR_ZX)
701 #define FP_XX (1ull << FPSCR_XX)
702 #define FP_VXSNAN (1ull << FPSCR_VXSNAN)
703 #define FP_VXISI (1ull << FPSCR_VXISI)
704 #define FP_VXIDI (1ull << FPSCR_VXIDI)
705 #define FP_VXZDZ (1ull << FPSCR_VXZDZ)
706 #define FP_VXIMZ (1ull << FPSCR_VXIMZ)
707 #define FP_VXVC (1ull << FPSCR_VXVC)
708 #define FP_FR (1ull << FSPCR_FR)
709 #define FP_FI (1ull << FPSCR_FI)
710 #define FP_C (1ull << FPSCR_C)
711 #define FP_FL (1ull << FPSCR_FL)
712 #define FP_FG (1ull << FPSCR_FG)
713 #define FP_FE (1ull << FPSCR_FE)
714 #define FP_FU (1ull << FPSCR_FU)
715 #define FP_FPCC (FP_FL | FP_FG | FP_FE | FP_FU)
716 #define FP_FPRF (FP_C | FP_FL | FP_FG | FP_FE | FP_FU)
717 #define FP_VXSOFT (1ull << FPSCR_VXSOFT)
718 #define FP_VXSQRT (1ull << FPSCR_VXSQRT)
719 #define FP_VXCVI (1ull << FPSCR_VXCVI)
720 #define FP_VE (1ull << FPSCR_VE)
721 #define FP_OE (1ull << FPSCR_OE)
722 #define FP_UE (1ull << FPSCR_UE)
723 #define FP_ZE (1ull << FPSCR_ZE)
724 #define FP_XE (1ull << FPSCR_XE)
725 #define FP_NI (1ull << FPSCR_NI)
726 #define FP_RN1 (1ull << FPSCR_RN1)
727 #define FP_RN (1ull << FPSCR_RN)
728
729 /* the exception bits which can be cleared by mcrfs - includes FX */
730 #define FP_EX_CLEAR_BITS (FP_FX | FP_OX | FP_UX | FP_ZX | \
731 FP_XX | FP_VXSNAN | FP_VXISI | FP_VXIDI | \
732 FP_VXZDZ | FP_VXIMZ | FP_VXVC | FP_VXSOFT | \
733 FP_VXSQRT | FP_VXCVI)
734
735 /*****************************************************************************/
736 /* Vector status and control register */
737 #define VSCR_NJ 16 /* Vector non-java */
738 #define VSCR_SAT 0 /* Vector saturation */
739 #define vscr_nj (((env->vscr) >> VSCR_NJ) & 0x1)
740 #define vscr_sat (((env->vscr) >> VSCR_SAT) & 0x1)
741
742 /*****************************************************************************/
743 /* BookE e500 MMU registers */
744
745 #define MAS0_NV_SHIFT 0
746 #define MAS0_NV_MASK (0xfff << MAS0_NV_SHIFT)
747
748 #define MAS0_WQ_SHIFT 12
749 #define MAS0_WQ_MASK (3 << MAS0_WQ_SHIFT)
750 /* Write TLB entry regardless of reservation */
751 #define MAS0_WQ_ALWAYS (0 << MAS0_WQ_SHIFT)
752 /* Write TLB entry only already in use */
753 #define MAS0_WQ_COND (1 << MAS0_WQ_SHIFT)
754 /* Clear TLB entry */
755 #define MAS0_WQ_CLR_RSRV (2 << MAS0_WQ_SHIFT)
756
757 #define MAS0_HES_SHIFT 14
758 #define MAS0_HES (1 << MAS0_HES_SHIFT)
759
760 #define MAS0_ESEL_SHIFT 16
761 #define MAS0_ESEL_MASK (0xfff << MAS0_ESEL_SHIFT)
762
763 #define MAS0_TLBSEL_SHIFT 28
764 #define MAS0_TLBSEL_MASK (3 << MAS0_TLBSEL_SHIFT)
765 #define MAS0_TLBSEL_TLB0 (0 << MAS0_TLBSEL_SHIFT)
766 #define MAS0_TLBSEL_TLB1 (1 << MAS0_TLBSEL_SHIFT)
767 #define MAS0_TLBSEL_TLB2 (2 << MAS0_TLBSEL_SHIFT)
768 #define MAS0_TLBSEL_TLB3 (3 << MAS0_TLBSEL_SHIFT)
769
770 #define MAS0_ATSEL_SHIFT 31
771 #define MAS0_ATSEL (1 << MAS0_ATSEL_SHIFT)
772 #define MAS0_ATSEL_TLB 0
773 #define MAS0_ATSEL_LRAT MAS0_ATSEL
774
775 #define MAS1_TSIZE_SHIFT 7
776 #define MAS1_TSIZE_MASK (0x1f << MAS1_TSIZE_SHIFT)
777
778 #define MAS1_TS_SHIFT 12
779 #define MAS1_TS (1 << MAS1_TS_SHIFT)
780
781 #define MAS1_IND_SHIFT 13
782 #define MAS1_IND (1 << MAS1_IND_SHIFT)
783
784 #define MAS1_TID_SHIFT 16
785 #define MAS1_TID_MASK (0x3fff << MAS1_TID_SHIFT)
786
787 #define MAS1_IPROT_SHIFT 30
788 #define MAS1_IPROT (1 << MAS1_IPROT_SHIFT)
789
790 #define MAS1_VALID_SHIFT 31
791 #define MAS1_VALID 0x80000000
792
793 #define MAS2_EPN_SHIFT 12
794 #define MAS2_EPN_MASK (~0ULL << MAS2_EPN_SHIFT)
795
796 #define MAS2_ACM_SHIFT 6
797 #define MAS2_ACM (1 << MAS2_ACM_SHIFT)
798
799 #define MAS2_VLE_SHIFT 5
800 #define MAS2_VLE (1 << MAS2_VLE_SHIFT)
801
802 #define MAS2_W_SHIFT 4
803 #define MAS2_W (1 << MAS2_W_SHIFT)
804
805 #define MAS2_I_SHIFT 3
806 #define MAS2_I (1 << MAS2_I_SHIFT)
807
808 #define MAS2_M_SHIFT 2
809 #define MAS2_M (1 << MAS2_M_SHIFT)
810
811 #define MAS2_G_SHIFT 1
812 #define MAS2_G (1 << MAS2_G_SHIFT)
813
814 #define MAS2_E_SHIFT 0
815 #define MAS2_E (1 << MAS2_E_SHIFT)
816
817 #define MAS3_RPN_SHIFT 12
818 #define MAS3_RPN_MASK (0xfffff << MAS3_RPN_SHIFT)
819
820 #define MAS3_U0 0x00000200
821 #define MAS3_U1 0x00000100
822 #define MAS3_U2 0x00000080
823 #define MAS3_U3 0x00000040
824 #define MAS3_UX 0x00000020
825 #define MAS3_SX 0x00000010
826 #define MAS3_UW 0x00000008
827 #define MAS3_SW 0x00000004
828 #define MAS3_UR 0x00000002
829 #define MAS3_SR 0x00000001
830 #define MAS3_SPSIZE_SHIFT 1
831 #define MAS3_SPSIZE_MASK (0x3e << MAS3_SPSIZE_SHIFT)
832
833 #define MAS4_TLBSELD_SHIFT MAS0_TLBSEL_SHIFT
834 #define MAS4_TLBSELD_MASK MAS0_TLBSEL_MASK
835 #define MAS4_TIDSELD_MASK 0x00030000
836 #define MAS4_TIDSELD_PID0 0x00000000
837 #define MAS4_TIDSELD_PID1 0x00010000
838 #define MAS4_TIDSELD_PID2 0x00020000
839 #define MAS4_TIDSELD_PIDZ 0x00030000
840 #define MAS4_INDD 0x00008000 /* Default IND */
841 #define MAS4_TSIZED_SHIFT MAS1_TSIZE_SHIFT
842 #define MAS4_TSIZED_MASK MAS1_TSIZE_MASK
843 #define MAS4_ACMD 0x00000040
844 #define MAS4_VLED 0x00000020
845 #define MAS4_WD 0x00000010
846 #define MAS4_ID 0x00000008
847 #define MAS4_MD 0x00000004
848 #define MAS4_GD 0x00000002
849 #define MAS4_ED 0x00000001
850 #define MAS4_WIMGED_MASK 0x0000001f /* Default WIMGE */
851 #define MAS4_WIMGED_SHIFT 0
852
853 #define MAS5_SGS 0x80000000
854 #define MAS5_SLPID_MASK 0x00000fff
855
856 #define MAS6_SPID0 0x3fff0000
857 #define MAS6_SPID1 0x00007ffe
858 #define MAS6_ISIZE(x) MAS1_TSIZE(x)
859 #define MAS6_SAS 0x00000001
860 #define MAS6_SPID MAS6_SPID0
861 #define MAS6_SIND 0x00000002 /* Indirect page */
862 #define MAS6_SIND_SHIFT 1
863 #define MAS6_SPID_MASK 0x3fff0000
864 #define MAS6_SPID_SHIFT 16
865 #define MAS6_ISIZE_MASK 0x00000f80
866 #define MAS6_ISIZE_SHIFT 7
867
868 #define MAS7_RPN 0xffffffff
869
870 #define MAS8_TGS 0x80000000
871 #define MAS8_VF 0x40000000
872 #define MAS8_TLBPID 0x00000fff
873
874 /* Bit definitions for MMUCFG */
875 #define MMUCFG_MAVN 0x00000003 /* MMU Architecture Version Number */
876 #define MMUCFG_MAVN_V1 0x00000000 /* v1.0 */
877 #define MMUCFG_MAVN_V2 0x00000001 /* v2.0 */
878 #define MMUCFG_NTLBS 0x0000000c /* Number of TLBs */
879 #define MMUCFG_PIDSIZE 0x000007c0 /* PID Reg Size */
880 #define MMUCFG_TWC 0x00008000 /* TLB Write Conditional (v2.0) */
881 #define MMUCFG_LRAT 0x00010000 /* LRAT Supported (v2.0) */
882 #define MMUCFG_RASIZE 0x00fe0000 /* Real Addr Size */
883 #define MMUCFG_LPIDSIZE 0x0f000000 /* LPID Reg Size */
884
885 /* Bit definitions for MMUCSR0 */
886 #define MMUCSR0_TLB1FI 0x00000002 /* TLB1 Flash invalidate */
887 #define MMUCSR0_TLB0FI 0x00000004 /* TLB0 Flash invalidate */
888 #define MMUCSR0_TLB2FI 0x00000040 /* TLB2 Flash invalidate */
889 #define MMUCSR0_TLB3FI 0x00000020 /* TLB3 Flash invalidate */
890 #define MMUCSR0_TLBFI (MMUCSR0_TLB0FI | MMUCSR0_TLB1FI | \
891 MMUCSR0_TLB2FI | MMUCSR0_TLB3FI)
892 #define MMUCSR0_TLB0PS 0x00000780 /* TLB0 Page Size */
893 #define MMUCSR0_TLB1PS 0x00007800 /* TLB1 Page Size */
894 #define MMUCSR0_TLB2PS 0x00078000 /* TLB2 Page Size */
895 #define MMUCSR0_TLB3PS 0x00780000 /* TLB3 Page Size */
896
897 /* TLBnCFG encoding */
898 #define TLBnCFG_N_ENTRY 0x00000fff /* number of entries */
899 #define TLBnCFG_HES 0x00002000 /* HW select supported */
900 #define TLBnCFG_AVAIL 0x00004000 /* variable page size */
901 #define TLBnCFG_IPROT 0x00008000 /* IPROT supported */
902 #define TLBnCFG_GTWE 0x00010000 /* Guest can write */
903 #define TLBnCFG_IND 0x00020000 /* IND entries supported */
904 #define TLBnCFG_PT 0x00040000 /* Can load from page table */
905 #define TLBnCFG_MINSIZE 0x00f00000 /* Minimum Page Size (v1.0) */
906 #define TLBnCFG_MINSIZE_SHIFT 20
907 #define TLBnCFG_MAXSIZE 0x000f0000 /* Maximum Page Size (v1.0) */
908 #define TLBnCFG_MAXSIZE_SHIFT 16
909 #define TLBnCFG_ASSOC 0xff000000 /* Associativity */
910 #define TLBnCFG_ASSOC_SHIFT 24
911
912 /* TLBnPS encoding */
913 #define TLBnPS_4K 0x00000004
914 #define TLBnPS_8K 0x00000008
915 #define TLBnPS_16K 0x00000010
916 #define TLBnPS_32K 0x00000020
917 #define TLBnPS_64K 0x00000040
918 #define TLBnPS_128K 0x00000080
919 #define TLBnPS_256K 0x00000100
920 #define TLBnPS_512K 0x00000200
921 #define TLBnPS_1M 0x00000400
922 #define TLBnPS_2M 0x00000800
923 #define TLBnPS_4M 0x00001000
924 #define TLBnPS_8M 0x00002000
925 #define TLBnPS_16M 0x00004000
926 #define TLBnPS_32M 0x00008000
927 #define TLBnPS_64M 0x00010000
928 #define TLBnPS_128M 0x00020000
929 #define TLBnPS_256M 0x00040000
930 #define TLBnPS_512M 0x00080000
931 #define TLBnPS_1G 0x00100000
932 #define TLBnPS_2G 0x00200000
933 #define TLBnPS_4G 0x00400000
934 #define TLBnPS_8G 0x00800000
935 #define TLBnPS_16G 0x01000000
936 #define TLBnPS_32G 0x02000000
937 #define TLBnPS_64G 0x04000000
938 #define TLBnPS_128G 0x08000000
939 #define TLBnPS_256G 0x10000000
940
941 /* tlbilx action encoding */
942 #define TLBILX_T_ALL 0
943 #define TLBILX_T_TID 1
944 #define TLBILX_T_FULLMATCH 3
945 #define TLBILX_T_CLASS0 4
946 #define TLBILX_T_CLASS1 5
947 #define TLBILX_T_CLASS2 6
948 #define TLBILX_T_CLASS3 7
949
950 /* BookE 2.06 helper defines */
951
952 #define BOOKE206_FLUSH_TLB0 (1 << 0)
953 #define BOOKE206_FLUSH_TLB1 (1 << 1)
954 #define BOOKE206_FLUSH_TLB2 (1 << 2)
955 #define BOOKE206_FLUSH_TLB3 (1 << 3)
956
957 /* number of possible TLBs */
958 #define BOOKE206_MAX_TLBN 4
959
960 /*****************************************************************************/
961 /* Embedded.Processor Control */
962
963 #define DBELL_TYPE_SHIFT 27
964 #define DBELL_TYPE_MASK (0x1f << DBELL_TYPE_SHIFT)
965 #define DBELL_TYPE_DBELL (0x00 << DBELL_TYPE_SHIFT)
966 #define DBELL_TYPE_DBELL_CRIT (0x01 << DBELL_TYPE_SHIFT)
967 #define DBELL_TYPE_G_DBELL (0x02 << DBELL_TYPE_SHIFT)
968 #define DBELL_TYPE_G_DBELL_CRIT (0x03 << DBELL_TYPE_SHIFT)
969 #define DBELL_TYPE_G_DBELL_MC (0x04 << DBELL_TYPE_SHIFT)
970
971 #define DBELL_BRDCAST (1 << 26)
972 #define DBELL_LPIDTAG_SHIFT 14
973 #define DBELL_LPIDTAG_MASK (0xfff << DBELL_LPIDTAG_SHIFT)
974 #define DBELL_PIRTAG_MASK 0x3fff
975
976 /*****************************************************************************/
977 /* Segment page size information, used by recent hash MMUs
978 * The format of this structure mirrors kvm_ppc_smmu_info
979 */
980
981 #define PPC_PAGE_SIZES_MAX_SZ 8
982
983 struct ppc_one_page_size {
984 uint32_t page_shift; /* Page shift (or 0) */
985 uint32_t pte_enc; /* Encoding in the HPTE (>>12) */
986 };
987
988 struct ppc_one_seg_page_size {
989 uint32_t page_shift; /* Base page shift of segment (or 0) */
990 uint32_t slb_enc; /* SLB encoding for BookS */
991 struct ppc_one_page_size enc[PPC_PAGE_SIZES_MAX_SZ];
992 };
993
994 struct ppc_segment_page_sizes {
995 struct ppc_one_seg_page_size sps[PPC_PAGE_SIZES_MAX_SZ];
996 };
997
998
999 /*****************************************************************************/
1000 /* The whole PowerPC CPU context */
1001 #define NB_MMU_MODES 3
1002
1003 #define PPC_CPU_OPCODES_LEN 0x40
1004 #define PPC_CPU_INDIRECT_OPCODES_LEN 0x20
1005
1006 struct CPUPPCState {
1007 /* First are the most commonly used resources
1008 * during translated code execution
1009 */
1010 /* general purpose registers */
1011 target_ulong gpr[32];
1012 /* Storage for GPR MSB, used by the SPE extension */
1013 target_ulong gprh[32];
1014 /* LR */
1015 target_ulong lr;
1016 /* CTR */
1017 target_ulong ctr;
1018 /* condition register */
1019 uint32_t crf[8];
1020 #if defined(TARGET_PPC64)
1021 /* CFAR */
1022 target_ulong cfar;
1023 #endif
1024 /* XER (with SO, OV, CA split out) */
1025 target_ulong xer;
1026 target_ulong so;
1027 target_ulong ov;
1028 target_ulong ca;
1029 /* Reservation address */
1030 target_ulong reserve_addr;
1031 /* Reservation value */
1032 target_ulong reserve_val;
1033 target_ulong reserve_val2;
1034 /* Reservation store address */
1035 target_ulong reserve_ea;
1036 /* Reserved store source register and size */
1037 target_ulong reserve_info;
1038
1039 /* Those ones are used in supervisor mode only */
1040 /* machine state register */
1041 target_ulong msr;
1042 /* temporary general purpose registers */
1043 target_ulong tgpr[4]; /* Used to speed-up TLB assist handlers */
1044
1045 /* Floating point execution context */
1046 float_status fp_status;
1047 /* floating point registers */
1048 float64 fpr[32];
1049 /* floating point status and control register */
1050 target_ulong fpscr;
1051
1052 /* Next instruction pointer */
1053 target_ulong nip;
1054
1055 int access_type; /* when a memory exception occurs, the access
1056 type is stored here */
1057
1058 CPU_COMMON
1059
1060 /* MMU context - only relevant for full system emulation */
1061 #if !defined(CONFIG_USER_ONLY)
1062 #if defined(TARGET_PPC64)
1063 /* PowerPC 64 SLB area */
1064 ppc_slb_t slb[MAX_SLB_ENTRIES];
1065 int32_t slb_nr;
1066 #endif
1067 /* segment registers */
1068 hwaddr htab_base;
1069 /* mask used to normalize hash value to PTEG index */
1070 hwaddr htab_mask;
1071 target_ulong sr[32];
1072 /* externally stored hash table */
1073 uint8_t *external_htab;
1074 /* BATs */
1075 uint32_t nb_BATs;
1076 target_ulong DBAT[2][8];
1077 target_ulong IBAT[2][8];
1078 /* PowerPC TLB registers (for 4xx, e500 and 60x software driven TLBs) */
1079 int32_t nb_tlb; /* Total number of TLB */
1080 int tlb_per_way; /* Speed-up helper: used to avoid divisions at run time */
1081 int nb_ways; /* Number of ways in the TLB set */
1082 int last_way; /* Last used way used to allocate TLB in a LRU way */
1083 int id_tlbs; /* If 1, MMU has separated TLBs for instructions & data */
1084 int nb_pids; /* Number of available PID registers */
1085 int tlb_type; /* Type of TLB we're dealing with */
1086 ppc_tlb_t tlb; /* TLB is optional. Allocate them only if needed */
1087 /* 403 dedicated access protection registers */
1088 target_ulong pb[4];
1089 bool tlb_dirty; /* Set to non-zero when modifying TLB */
1090 bool kvm_sw_tlb; /* non-zero if KVM SW TLB API is active */
1091 #endif
1092
1093 /* Other registers */
1094 /* Special purpose registers */
1095 target_ulong spr[1024];
1096 ppc_spr_t spr_cb[1024];
1097 /* Altivec registers */
1098 ppc_avr_t avr[32];
1099 uint32_t vscr;
1100 /* VSX registers */
1101 uint64_t vsr[32];
1102 /* SPE registers */
1103 uint64_t spe_acc;
1104 uint32_t spe_fscr;
1105 /* SPE and Altivec can share a status since they will never be used
1106 * simultaneously */
1107 float_status vec_status;
1108
1109 /* Internal devices resources */
1110 /* Time base and decrementer */
1111 ppc_tb_t *tb_env;
1112 /* Device control registers */
1113 ppc_dcr_t *dcr_env;
1114
1115 int dcache_line_size;
1116 int icache_line_size;
1117
1118 /* Those resources are used during exception processing */
1119 /* CPU model definition */
1120 target_ulong msr_mask;
1121 powerpc_mmu_t mmu_model;
1122 powerpc_excp_t excp_model;
1123 powerpc_input_t bus_model;
1124 int bfd_mach;
1125 uint32_t flags;
1126 uint64_t insns_flags;
1127 uint64_t insns_flags2;
1128 #if defined(TARGET_PPC64)
1129 struct ppc_segment_page_sizes sps;
1130 bool ci_large_pages;
1131 #endif
1132
1133 #if defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY)
1134 uint64_t vpa_addr;
1135 uint64_t slb_shadow_addr, slb_shadow_size;
1136 uint64_t dtl_addr, dtl_size;
1137 #endif /* TARGET_PPC64 */
1138
1139 int error_code;
1140 uint32_t pending_interrupts;
1141 #if !defined(CONFIG_USER_ONLY)
1142 /* This is the IRQ controller, which is implementation dependent
1143 * and only relevant when emulating a complete machine.
1144 */
1145 uint32_t irq_input_state;
1146 void **irq_inputs;
1147 /* Exception vectors */
1148 target_ulong excp_vectors[POWERPC_EXCP_NB];
1149 target_ulong excp_prefix;
1150 target_ulong ivor_mask;
1151 target_ulong ivpr_mask;
1152 target_ulong hreset_vector;
1153 hwaddr mpic_iack;
1154 /* true when the external proxy facility mode is enabled */
1155 bool mpic_proxy;
1156 #endif
1157
1158 /* Those resources are used only during code translation */
1159 /* opcode handlers */
1160 opc_handler_t *opcodes[PPC_CPU_OPCODES_LEN];
1161
1162 /* Those resources are used only in QEMU core */
1163 target_ulong hflags; /* hflags is a MSR & HFLAGS_MASK */
1164 target_ulong hflags_nmsr; /* specific hflags, not coming from MSR */
1165 int mmu_idx; /* precomputed MMU index to speed up mem accesses */
1166
1167 /* Power management */
1168 int (*check_pow)(CPUPPCState *env);
1169
1170 #if !defined(CONFIG_USER_ONLY)
1171 void *load_info; /* Holds boot loading state. */
1172 #endif
1173
1174 /* booke timers */
1175
1176 /* Specifies bit locations of the Time Base used to signal a fixed timer
1177 * exception on a transition from 0 to 1. (watchdog or fixed-interval timer)
1178 *
1179 * 0 selects the least significant bit.
1180 * 63 selects the most significant bit.
1181 */
1182 uint8_t fit_period[4];
1183 uint8_t wdt_period[4];
1184
1185 /* Transactional memory state */
1186 target_ulong tm_gpr[32];
1187 ppc_avr_t tm_vsr[64];
1188 uint64_t tm_cr;
1189 uint64_t tm_lr;
1190 uint64_t tm_ctr;
1191 uint64_t tm_fpscr;
1192 uint64_t tm_amr;
1193 uint64_t tm_ppr;
1194 uint64_t tm_vrsave;
1195 uint32_t tm_vscr;
1196 uint64_t tm_dscr;
1197 uint64_t tm_tar;
1198 };
1199
1200 #define SET_FIT_PERIOD(a_, b_, c_, d_) \
1201 do { \
1202 env->fit_period[0] = (a_); \
1203 env->fit_period[1] = (b_); \
1204 env->fit_period[2] = (c_); \
1205 env->fit_period[3] = (d_); \
1206 } while (0)
1207
1208 #define SET_WDT_PERIOD(a_, b_, c_, d_) \
1209 do { \
1210 env->wdt_period[0] = (a_); \
1211 env->wdt_period[1] = (b_); \
1212 env->wdt_period[2] = (c_); \
1213 env->wdt_period[3] = (d_); \
1214 } while (0)
1215
1216 #include "cpu-qom.h"
1217
1218 /*****************************************************************************/
1219 PowerPCCPU *cpu_ppc_init(const char *cpu_model);
1220 void ppc_translate_init(void);
1221 void gen_update_current_nip(void *opaque);
1222 int cpu_ppc_exec (CPUState *s);
1223 /* you can call this signal handler from your SIGBUS and SIGSEGV
1224 signal handlers to inform the virtual CPU of exceptions. non zero
1225 is returned if the signal was handled by the virtual CPU. */
1226 int cpu_ppc_signal_handler (int host_signum, void *pinfo,
1227 void *puc);
1228 #if defined(CONFIG_USER_ONLY)
1229 int ppc_cpu_handle_mmu_fault(CPUState *cpu, vaddr address, int rw,
1230 int mmu_idx);
1231 #endif
1232
1233 #if !defined(CONFIG_USER_ONLY)
1234 void ppc_store_sdr1 (CPUPPCState *env, target_ulong value);
1235 #endif /* !defined(CONFIG_USER_ONLY) */
1236 void ppc_store_msr (CPUPPCState *env, target_ulong value);
1237
1238 void ppc_cpu_list (FILE *f, fprintf_function cpu_fprintf);
1239 int ppc_get_compat_smt_threads(PowerPCCPU *cpu);
1240 void ppc_set_compat(PowerPCCPU *cpu, uint32_t cpu_version, Error **errp);
1241
1242 /* Time-base and decrementer management */
1243 #ifndef NO_CPU_IO_DEFS
1244 uint64_t cpu_ppc_load_tbl (CPUPPCState *env);
1245 uint32_t cpu_ppc_load_tbu (CPUPPCState *env);
1246 void cpu_ppc_store_tbu (CPUPPCState *env, uint32_t value);
1247 void cpu_ppc_store_tbl (CPUPPCState *env, uint32_t value);
1248 uint64_t cpu_ppc_load_atbl (CPUPPCState *env);
1249 uint32_t cpu_ppc_load_atbu (CPUPPCState *env);
1250 void cpu_ppc_store_atbl (CPUPPCState *env, uint32_t value);
1251 void cpu_ppc_store_atbu (CPUPPCState *env, uint32_t value);
1252 bool ppc_decr_clear_on_delivery(CPUPPCState *env);
1253 uint32_t cpu_ppc_load_decr (CPUPPCState *env);
1254 void cpu_ppc_store_decr (CPUPPCState *env, uint32_t value);
1255 uint32_t cpu_ppc_load_hdecr (CPUPPCState *env);
1256 void cpu_ppc_store_hdecr (CPUPPCState *env, uint32_t value);
1257 uint64_t cpu_ppc_load_purr (CPUPPCState *env);
1258 uint32_t cpu_ppc601_load_rtcl (CPUPPCState *env);
1259 uint32_t cpu_ppc601_load_rtcu (CPUPPCState *env);
1260 #if !defined(CONFIG_USER_ONLY)
1261 void cpu_ppc601_store_rtcl (CPUPPCState *env, uint32_t value);
1262 void cpu_ppc601_store_rtcu (CPUPPCState *env, uint32_t value);
1263 target_ulong load_40x_pit (CPUPPCState *env);
1264 void store_40x_pit (CPUPPCState *env, target_ulong val);
1265 void store_40x_dbcr0 (CPUPPCState *env, uint32_t val);
1266 void store_40x_sler (CPUPPCState *env, uint32_t val);
1267 void store_booke_tcr (CPUPPCState *env, target_ulong val);
1268 void store_booke_tsr (CPUPPCState *env, target_ulong val);
1269 void ppc_tlb_invalidate_all (CPUPPCState *env);
1270 void ppc_tlb_invalidate_one (CPUPPCState *env, target_ulong addr);
1271 #endif
1272 #endif
1273
1274 void store_fpscr(CPUPPCState *env, uint64_t arg, uint32_t mask);
1275
1276 static inline uint64_t ppc_dump_gpr(CPUPPCState *env, int gprn)
1277 {
1278 uint64_t gprv;
1279
1280 gprv = env->gpr[gprn];
1281 if (env->flags & POWERPC_FLAG_SPE) {
1282 /* If the CPU implements the SPE extension, we have to get the
1283 * high bits of the GPR from the gprh storage area
1284 */
1285 gprv &= 0xFFFFFFFFULL;
1286 gprv |= (uint64_t)env->gprh[gprn] << 32;
1287 }
1288
1289 return gprv;
1290 }
1291
1292 /* Device control registers */
1293 int ppc_dcr_read (ppc_dcr_t *dcr_env, int dcrn, uint32_t *valp);
1294 int ppc_dcr_write (ppc_dcr_t *dcr_env, int dcrn, uint32_t val);
1295
1296 #define cpu_init(cpu_model) CPU(cpu_ppc_init(cpu_model))
1297
1298 #define cpu_exec cpu_ppc_exec
1299 #define cpu_signal_handler cpu_ppc_signal_handler
1300 #define cpu_list ppc_cpu_list
1301
1302 /* MMU modes definitions */
1303 #define MMU_MODE0_SUFFIX _user
1304 #define MMU_MODE1_SUFFIX _kernel
1305 #define MMU_MODE2_SUFFIX _hypv
1306 #define MMU_USER_IDX 0
1307 static inline int cpu_mmu_index (CPUPPCState *env, bool ifetch)
1308 {
1309 return env->mmu_idx;
1310 }
1311
1312 #include "exec/cpu-all.h"
1313
1314 /*****************************************************************************/
1315 /* CRF definitions */
1316 #define CRF_LT 3
1317 #define CRF_GT 2
1318 #define CRF_EQ 1
1319 #define CRF_SO 0
1320 #define CRF_CH (1 << CRF_LT)
1321 #define CRF_CL (1 << CRF_GT)
1322 #define CRF_CH_OR_CL (1 << CRF_EQ)
1323 #define CRF_CH_AND_CL (1 << CRF_SO)
1324
1325 /* XER definitions */
1326 #define XER_SO 31
1327 #define XER_OV 30
1328 #define XER_CA 29
1329 #define XER_CMP 8
1330 #define XER_BC 0
1331 #define xer_so (env->so)
1332 #define xer_ov (env->ov)
1333 #define xer_ca (env->ca)
1334 #define xer_cmp ((env->xer >> XER_CMP) & 0xFF)
1335 #define xer_bc ((env->xer >> XER_BC) & 0x7F)
1336
1337 /* SPR definitions */
1338 #define SPR_MQ (0x000)
1339 #define SPR_XER (0x001)
1340 #define SPR_601_VRTCU (0x004)
1341 #define SPR_601_VRTCL (0x005)
1342 #define SPR_601_UDECR (0x006)
1343 #define SPR_LR (0x008)
1344 #define SPR_CTR (0x009)
1345 #define SPR_UAMR (0x00C)
1346 #define SPR_DSCR (0x011)
1347 #define SPR_DSISR (0x012)
1348 #define SPR_DAR (0x013) /* DAE for PowerPC 601 */
1349 #define SPR_601_RTCU (0x014)
1350 #define SPR_601_RTCL (0x015)
1351 #define SPR_DECR (0x016)
1352 #define SPR_SDR1 (0x019)
1353 #define SPR_SRR0 (0x01A)
1354 #define SPR_SRR1 (0x01B)
1355 #define SPR_CFAR (0x01C)
1356 #define SPR_AMR (0x01D)
1357 #define SPR_BOOKE_PID (0x030)
1358 #define SPR_BOOKE_DECAR (0x036)
1359 #define SPR_BOOKE_CSRR0 (0x03A)
1360 #define SPR_BOOKE_CSRR1 (0x03B)
1361 #define SPR_BOOKE_DEAR (0x03D)
1362 #define SPR_BOOKE_ESR (0x03E)
1363 #define SPR_BOOKE_IVPR (0x03F)
1364 #define SPR_MPC_EIE (0x050)
1365 #define SPR_MPC_EID (0x051)
1366 #define SPR_MPC_NRI (0x052)
1367 #define SPR_TFHAR (0x080)
1368 #define SPR_TFIAR (0x081)
1369 #define SPR_TEXASR (0x082)
1370 #define SPR_TEXASRU (0x083)
1371 #define SPR_UCTRL (0x088)
1372 #define SPR_MPC_CMPA (0x090)
1373 #define SPR_MPC_CMPB (0x091)
1374 #define SPR_MPC_CMPC (0x092)
1375 #define SPR_MPC_CMPD (0x093)
1376 #define SPR_MPC_ECR (0x094)
1377 #define SPR_MPC_DER (0x095)
1378 #define SPR_MPC_COUNTA (0x096)
1379 #define SPR_MPC_COUNTB (0x097)
1380 #define SPR_CTRL (0x098)
1381 #define SPR_MPC_CMPE (0x098)
1382 #define SPR_MPC_CMPF (0x099)
1383 #define SPR_FSCR (0x099)
1384 #define SPR_MPC_CMPG (0x09A)
1385 #define SPR_MPC_CMPH (0x09B)
1386 #define SPR_MPC_LCTRL1 (0x09C)
1387 #define SPR_MPC_LCTRL2 (0x09D)
1388 #define SPR_UAMOR (0x09D)
1389 #define SPR_MPC_ICTRL (0x09E)
1390 #define SPR_MPC_BAR (0x09F)
1391 #define SPR_PSPB (0x09F)
1392 #define SPR_DAWR (0x0B4)
1393 #define SPR_RPR (0x0BA)
1394 #define SPR_DAWRX (0x0BC)
1395 #define SPR_HFSCR (0x0BE)
1396 #define SPR_VRSAVE (0x100)
1397 #define SPR_USPRG0 (0x100)
1398 #define SPR_USPRG1 (0x101)
1399 #define SPR_USPRG2 (0x102)
1400 #define SPR_USPRG3 (0x103)
1401 #define SPR_USPRG4 (0x104)
1402 #define SPR_USPRG5 (0x105)
1403 #define SPR_USPRG6 (0x106)
1404 #define SPR_USPRG7 (0x107)
1405 #define SPR_VTBL (0x10C)
1406 #define SPR_VTBU (0x10D)
1407 #define SPR_SPRG0 (0x110)
1408 #define SPR_SPRG1 (0x111)
1409 #define SPR_SPRG2 (0x112)
1410 #define SPR_SPRG3 (0x113)
1411 #define SPR_SPRG4 (0x114)
1412 #define SPR_SCOMC (0x114)
1413 #define SPR_SPRG5 (0x115)
1414 #define SPR_SCOMD (0x115)
1415 #define SPR_SPRG6 (0x116)
1416 #define SPR_SPRG7 (0x117)
1417 #define SPR_ASR (0x118)
1418 #define SPR_EAR (0x11A)
1419 #define SPR_TBL (0x11C)
1420 #define SPR_TBU (0x11D)
1421 #define SPR_TBU40 (0x11E)
1422 #define SPR_SVR (0x11E)
1423 #define SPR_BOOKE_PIR (0x11E)
1424 #define SPR_PVR (0x11F)
1425 #define SPR_HSPRG0 (0x130)
1426 #define SPR_BOOKE_DBSR (0x130)
1427 #define SPR_HSPRG1 (0x131)
1428 #define SPR_HDSISR (0x132)
1429 #define SPR_HDAR (0x133)
1430 #define SPR_BOOKE_EPCR (0x133)
1431 #define SPR_SPURR (0x134)
1432 #define SPR_BOOKE_DBCR0 (0x134)
1433 #define SPR_IBCR (0x135)
1434 #define SPR_PURR (0x135)
1435 #define SPR_BOOKE_DBCR1 (0x135)
1436 #define SPR_DBCR (0x136)
1437 #define SPR_HDEC (0x136)
1438 #define SPR_BOOKE_DBCR2 (0x136)
1439 #define SPR_HIOR (0x137)
1440 #define SPR_MBAR (0x137)
1441 #define SPR_RMOR (0x138)
1442 #define SPR_BOOKE_IAC1 (0x138)
1443 #define SPR_HRMOR (0x139)
1444 #define SPR_BOOKE_IAC2 (0x139)
1445 #define SPR_HSRR0 (0x13A)
1446 #define SPR_BOOKE_IAC3 (0x13A)
1447 #define SPR_HSRR1 (0x13B)
1448 #define SPR_BOOKE_IAC4 (0x13B)
1449 #define SPR_BOOKE_DAC1 (0x13C)
1450 #define SPR_MMCRH (0x13C)
1451 #define SPR_DABR2 (0x13D)
1452 #define SPR_BOOKE_DAC2 (0x13D)
1453 #define SPR_TFMR (0x13D)
1454 #define SPR_BOOKE_DVC1 (0x13E)
1455 #define SPR_LPCR (0x13E)
1456 #define SPR_BOOKE_DVC2 (0x13F)
1457 #define SPR_LPIDR (0x13F)
1458 #define SPR_BOOKE_TSR (0x150)
1459 #define SPR_HMER (0x150)
1460 #define SPR_HMEER (0x151)
1461 #define SPR_PCR (0x152)
1462 #define SPR_BOOKE_LPIDR (0x152)
1463 #define SPR_BOOKE_TCR (0x154)
1464 #define SPR_BOOKE_TLB0PS (0x158)
1465 #define SPR_BOOKE_TLB1PS (0x159)
1466 #define SPR_BOOKE_TLB2PS (0x15A)
1467 #define SPR_BOOKE_TLB3PS (0x15B)
1468 #define SPR_AMOR (0x15D)
1469 #define SPR_BOOKE_MAS7_MAS3 (0x174)
1470 #define SPR_BOOKE_IVOR0 (0x190)
1471 #define SPR_BOOKE_IVOR1 (0x191)
1472 #define SPR_BOOKE_IVOR2 (0x192)
1473 #define SPR_BOOKE_IVOR3 (0x193)
1474 #define SPR_BOOKE_IVOR4 (0x194)
1475 #define SPR_BOOKE_IVOR5 (0x195)
1476 #define SPR_BOOKE_IVOR6 (0x196)
1477 #define SPR_BOOKE_IVOR7 (0x197)
1478 #define SPR_BOOKE_IVOR8 (0x198)
1479 #define SPR_BOOKE_IVOR9 (0x199)
1480 #define SPR_BOOKE_IVOR10 (0x19A)
1481 #define SPR_BOOKE_IVOR11 (0x19B)
1482 #define SPR_BOOKE_IVOR12 (0x19C)
1483 #define SPR_BOOKE_IVOR13 (0x19D)
1484 #define SPR_BOOKE_IVOR14 (0x19E)
1485 #define SPR_BOOKE_IVOR15 (0x19F)
1486 #define SPR_BOOKE_IVOR38 (0x1B0)
1487 #define SPR_BOOKE_IVOR39 (0x1B1)
1488 #define SPR_BOOKE_IVOR40 (0x1B2)
1489 #define SPR_BOOKE_IVOR41 (0x1B3)
1490 #define SPR_BOOKE_IVOR42 (0x1B4)
1491 #define SPR_BOOKE_GIVOR2 (0x1B8)
1492 #define SPR_BOOKE_GIVOR3 (0x1B9)
1493 #define SPR_BOOKE_GIVOR4 (0x1BA)
1494 #define SPR_BOOKE_GIVOR8 (0x1BB)
1495 #define SPR_BOOKE_GIVOR13 (0x1BC)
1496 #define SPR_BOOKE_GIVOR14 (0x1BD)
1497 #define SPR_TIR (0x1BE)
1498 #define SPR_BOOKE_SPEFSCR (0x200)
1499 #define SPR_Exxx_BBEAR (0x201)
1500 #define SPR_Exxx_BBTAR (0x202)
1501 #define SPR_Exxx_L1CFG0 (0x203)
1502 #define SPR_Exxx_L1CFG1 (0x204)
1503 #define SPR_Exxx_NPIDR (0x205)
1504 #define SPR_ATBL (0x20E)
1505 #define SPR_ATBU (0x20F)
1506 #define SPR_IBAT0U (0x210)
1507 #define SPR_BOOKE_IVOR32 (0x210)
1508 #define SPR_RCPU_MI_GRA (0x210)
1509 #define SPR_IBAT0L (0x211)
1510 #define SPR_BOOKE_IVOR33 (0x211)
1511 #define SPR_IBAT1U (0x212)
1512 #define SPR_BOOKE_IVOR34 (0x212)
1513 #define SPR_IBAT1L (0x213)
1514 #define SPR_BOOKE_IVOR35 (0x213)
1515 #define SPR_IBAT2U (0x214)
1516 #define SPR_BOOKE_IVOR36 (0x214)
1517 #define SPR_IBAT2L (0x215)
1518 #define SPR_BOOKE_IVOR37 (0x215)
1519 #define SPR_IBAT3U (0x216)
1520 #define SPR_IBAT3L (0x217)
1521 #define SPR_DBAT0U (0x218)
1522 #define SPR_RCPU_L2U_GRA (0x218)
1523 #define SPR_DBAT0L (0x219)
1524 #define SPR_DBAT1U (0x21A)
1525 #define SPR_DBAT1L (0x21B)
1526 #define SPR_DBAT2U (0x21C)
1527 #define SPR_DBAT2L (0x21D)
1528 #define SPR_DBAT3U (0x21E)
1529 #define SPR_DBAT3L (0x21F)
1530 #define SPR_IBAT4U (0x230)
1531 #define SPR_RPCU_BBCMCR (0x230)
1532 #define SPR_MPC_IC_CST (0x230)
1533 #define SPR_Exxx_CTXCR (0x230)
1534 #define SPR_IBAT4L (0x231)
1535 #define SPR_MPC_IC_ADR (0x231)
1536 #define SPR_Exxx_DBCR3 (0x231)
1537 #define SPR_IBAT5U (0x232)
1538 #define SPR_MPC_IC_DAT (0x232)
1539 #define SPR_Exxx_DBCNT (0x232)
1540 #define SPR_IBAT5L (0x233)
1541 #define SPR_IBAT6U (0x234)
1542 #define SPR_IBAT6L (0x235)
1543 #define SPR_IBAT7U (0x236)
1544 #define SPR_IBAT7L (0x237)
1545 #define SPR_DBAT4U (0x238)
1546 #define SPR_RCPU_L2U_MCR (0x238)
1547 #define SPR_MPC_DC_CST (0x238)
1548 #define SPR_Exxx_ALTCTXCR (0x238)
1549 #define SPR_DBAT4L (0x239)
1550 #define SPR_MPC_DC_ADR (0x239)
1551 #define SPR_DBAT5U (0x23A)
1552 #define SPR_BOOKE_MCSRR0 (0x23A)
1553 #define SPR_MPC_DC_DAT (0x23A)
1554 #define SPR_DBAT5L (0x23B)
1555 #define SPR_BOOKE_MCSRR1 (0x23B)
1556 #define SPR_DBAT6U (0x23C)
1557 #define SPR_BOOKE_MCSR (0x23C)
1558 #define SPR_DBAT6L (0x23D)
1559 #define SPR_Exxx_MCAR (0x23D)
1560 #define SPR_DBAT7U (0x23E)
1561 #define SPR_BOOKE_DSRR0 (0x23E)
1562 #define SPR_DBAT7L (0x23F)
1563 #define SPR_BOOKE_DSRR1 (0x23F)
1564 #define SPR_BOOKE_SPRG8 (0x25C)
1565 #define SPR_BOOKE_SPRG9 (0x25D)
1566 #define SPR_BOOKE_MAS0 (0x270)
1567 #define SPR_BOOKE_MAS1 (0x271)
1568 #define SPR_BOOKE_MAS2 (0x272)
1569 #define SPR_BOOKE_MAS3 (0x273)
1570 #define SPR_BOOKE_MAS4 (0x274)
1571 #define SPR_BOOKE_MAS5 (0x275)
1572 #define SPR_BOOKE_MAS6 (0x276)
1573 #define SPR_BOOKE_PID1 (0x279)
1574 #define SPR_BOOKE_PID2 (0x27A)
1575 #define SPR_MPC_DPDR (0x280)
1576 #define SPR_MPC_IMMR (0x288)
1577 #define SPR_BOOKE_TLB0CFG (0x2B0)
1578 #define SPR_BOOKE_TLB1CFG (0x2B1)
1579 #define SPR_BOOKE_TLB2CFG (0x2B2)
1580 #define SPR_BOOKE_TLB3CFG (0x2B3)
1581 #define SPR_BOOKE_EPR (0x2BE)
1582 #define SPR_PERF0 (0x300)
1583 #define SPR_RCPU_MI_RBA0 (0x300)
1584 #define SPR_MPC_MI_CTR (0x300)
1585 #define SPR_POWER_USIER (0x300)
1586 #define SPR_PERF1 (0x301)
1587 #define SPR_RCPU_MI_RBA1 (0x301)
1588 #define SPR_POWER_UMMCR2 (0x301)
1589 #define SPR_PERF2 (0x302)
1590 #define SPR_RCPU_MI_RBA2 (0x302)
1591 #define SPR_MPC_MI_AP (0x302)
1592 #define SPR_POWER_UMMCRA (0x302)
1593 #define SPR_PERF3 (0x303)
1594 #define SPR_RCPU_MI_RBA3 (0x303)
1595 #define SPR_MPC_MI_EPN (0x303)
1596 #define SPR_POWER_UPMC1 (0x303)
1597 #define SPR_PERF4 (0x304)
1598 #define SPR_POWER_UPMC2 (0x304)
1599 #define SPR_PERF5 (0x305)
1600 #define SPR_MPC_MI_TWC (0x305)
1601 #define SPR_POWER_UPMC3 (0x305)
1602 #define SPR_PERF6 (0x306)
1603 #define SPR_MPC_MI_RPN (0x306)
1604 #define SPR_POWER_UPMC4 (0x306)
1605 #define SPR_PERF7 (0x307)
1606 #define SPR_POWER_UPMC5 (0x307)
1607 #define SPR_PERF8 (0x308)
1608 #define SPR_RCPU_L2U_RBA0 (0x308)
1609 #define SPR_MPC_MD_CTR (0x308)
1610 #define SPR_POWER_UPMC6 (0x308)
1611 #define SPR_PERF9 (0x309)
1612 #define SPR_RCPU_L2U_RBA1 (0x309)
1613 #define SPR_MPC_MD_CASID (0x309)
1614 #define SPR_970_UPMC7 (0X309)
1615 #define SPR_PERFA (0x30A)
1616 #define SPR_RCPU_L2U_RBA2 (0x30A)
1617 #define SPR_MPC_MD_AP (0x30A)
1618 #define SPR_970_UPMC8 (0X30A)
1619 #define SPR_PERFB (0x30B)
1620 #define SPR_RCPU_L2U_RBA3 (0x30B)
1621 #define SPR_MPC_MD_EPN (0x30B)
1622 #define SPR_POWER_UMMCR0 (0X30B)
1623 #define SPR_PERFC (0x30C)
1624 #define SPR_MPC_MD_TWB (0x30C)
1625 #define SPR_POWER_USIAR (0X30C)
1626 #define SPR_PERFD (0x30D)
1627 #define SPR_MPC_MD_TWC (0x30D)
1628 #define SPR_POWER_USDAR (0X30D)
1629 #define SPR_PERFE (0x30E)
1630 #define SPR_MPC_MD_RPN (0x30E)
1631 #define SPR_POWER_UMMCR1 (0X30E)
1632 #define SPR_PERFF (0x30F)
1633 #define SPR_MPC_MD_TW (0x30F)
1634 #define SPR_UPERF0 (0x310)
1635 #define SPR_POWER_SIER (0x310)
1636 #define SPR_UPERF1 (0x311)
1637 #define SPR_POWER_MMCR2 (0x311)
1638 #define SPR_UPERF2 (0x312)
1639 #define SPR_POWER_MMCRA (0X312)
1640 #define SPR_UPERF3 (0x313)
1641 #define SPR_POWER_PMC1 (0X313)
1642 #define SPR_UPERF4 (0x314)
1643 #define SPR_POWER_PMC2 (0X314)
1644 #define SPR_UPERF5 (0x315)
1645 #define SPR_POWER_PMC3 (0X315)
1646 #define SPR_UPERF6 (0x316)
1647 #define SPR_POWER_PMC4 (0X316)
1648 #define SPR_UPERF7 (0x317)
1649 #define SPR_POWER_PMC5 (0X317)
1650 #define SPR_UPERF8 (0x318)
1651 #define SPR_POWER_PMC6 (0X318)
1652 #define SPR_UPERF9 (0x319)
1653 #define SPR_970_PMC7 (0X319)
1654 #define SPR_UPERFA (0x31A)
1655 #define SPR_970_PMC8 (0X31A)
1656 #define SPR_UPERFB (0x31B)
1657 #define SPR_POWER_MMCR0 (0X31B)
1658 #define SPR_UPERFC (0x31C)
1659 #define SPR_POWER_SIAR (0X31C)
1660 #define SPR_UPERFD (0x31D)
1661 #define SPR_POWER_SDAR (0X31D)
1662 #define SPR_UPERFE (0x31E)
1663 #define SPR_POWER_MMCR1 (0X31E)
1664 #define SPR_UPERFF (0x31F)
1665 #define SPR_RCPU_MI_RA0 (0x320)
1666 #define SPR_MPC_MI_DBCAM (0x320)
1667 #define SPR_BESCRS (0x320)
1668 #define SPR_RCPU_MI_RA1 (0x321)
1669 #define SPR_MPC_MI_DBRAM0 (0x321)
1670 #define SPR_BESCRSU (0x321)
1671 #define SPR_RCPU_MI_RA2 (0x322)
1672 #define SPR_MPC_MI_DBRAM1 (0x322)
1673 #define SPR_BESCRR (0x322)
1674 #define SPR_RCPU_MI_RA3 (0x323)
1675 #define SPR_BESCRRU (0x323)
1676 #define SPR_EBBHR (0x324)
1677 #define SPR_EBBRR (0x325)
1678 #define SPR_BESCR (0x326)
1679 #define SPR_RCPU_L2U_RA0 (0x328)
1680 #define SPR_MPC_MD_DBCAM (0x328)
1681 #define SPR_RCPU_L2U_RA1 (0x329)
1682 #define SPR_MPC_MD_DBRAM0 (0x329)
1683 #define SPR_RCPU_L2U_RA2 (0x32A)
1684 #define SPR_MPC_MD_DBRAM1 (0x32A)
1685 #define SPR_RCPU_L2U_RA3 (0x32B)
1686 #define SPR_TAR (0x32F)
1687 #define SPR_VTB (0x351)
1688 #define SPR_MMCRC (0x353)
1689 #define SPR_440_INV0 (0x370)
1690 #define SPR_440_INV1 (0x371)
1691 #define SPR_440_INV2 (0x372)
1692 #define SPR_440_INV3 (0x373)
1693 #define SPR_440_ITV0 (0x374)
1694 #define SPR_440_ITV1 (0x375)
1695 #define SPR_440_ITV2 (0x376)
1696 #define SPR_440_ITV3 (0x377)
1697 #define SPR_440_CCR1 (0x378)
1698 #define SPR_TACR (0x378)
1699 #define SPR_TCSCR (0x379)
1700 #define SPR_CSIGR (0x37a)
1701 #define SPR_DCRIPR (0x37B)
1702 #define SPR_POWER_SPMC1 (0x37C)
1703 #define SPR_POWER_SPMC2 (0x37D)
1704 #define SPR_POWER_MMCRS (0x37E)
1705 #define SPR_PPR (0x380)
1706 #define SPR_750_GQR0 (0x390)
1707 #define SPR_440_DNV0 (0x390)
1708 #define SPR_750_GQR1 (0x391)
1709 #define SPR_440_DNV1 (0x391)
1710 #define SPR_750_GQR2 (0x392)
1711 #define SPR_440_DNV2 (0x392)
1712 #define SPR_750_GQR3 (0x393)
1713 #define SPR_440_DNV3 (0x393)
1714 #define SPR_750_GQR4 (0x394)
1715 #define SPR_440_DTV0 (0x394)
1716 #define SPR_750_GQR5 (0x395)
1717 #define SPR_440_DTV1 (0x395)
1718 #define SPR_750_GQR6 (0x396)
1719 #define SPR_440_DTV2 (0x396)
1720 #define SPR_750_GQR7 (0x397)
1721 #define SPR_440_DTV3 (0x397)
1722 #define SPR_750_THRM4 (0x398)
1723 #define SPR_750CL_HID2 (0x398)
1724 #define SPR_440_DVLIM (0x398)
1725 #define SPR_750_WPAR (0x399)
1726 #define SPR_440_IVLIM (0x399)
1727 #define SPR_TSCR (0x399)
1728 #define SPR_750_DMAU (0x39A)
1729 #define SPR_750_DMAL (0x39B)
1730 #define SPR_440_RSTCFG (0x39B)
1731 #define SPR_BOOKE_DCDBTRL (0x39C)
1732 #define SPR_BOOKE_DCDBTRH (0x39D)
1733 #define SPR_BOOKE_ICDBTRL (0x39E)
1734 #define SPR_BOOKE_ICDBTRH (0x39F)
1735 #define SPR_74XX_UMMCR2 (0x3A0)
1736 #define SPR_7XX_UPMC5 (0x3A1)
1737 #define SPR_7XX_UPMC6 (0x3A2)
1738 #define SPR_UBAMR (0x3A7)
1739 #define SPR_7XX_UMMCR0 (0x3A8)
1740 #define SPR_7XX_UPMC1 (0x3A9)
1741 #define SPR_7XX_UPMC2 (0x3AA)
1742 #define SPR_7XX_USIAR (0x3AB)
1743 #define SPR_7XX_UMMCR1 (0x3AC)
1744 #define SPR_7XX_UPMC3 (0x3AD)
1745 #define SPR_7XX_UPMC4 (0x3AE)
1746 #define SPR_USDA (0x3AF)
1747 #define SPR_40x_ZPR (0x3B0)
1748 #define SPR_BOOKE_MAS7 (0x3B0)
1749 #define SPR_74XX_MMCR2 (0x3B0)
1750 #define SPR_7XX_PMC5 (0x3B1)
1751 #define SPR_40x_PID (0x3B1)
1752 #define SPR_7XX_PMC6 (0x3B2)
1753 #define SPR_440_MMUCR (0x3B2)
1754 #define SPR_4xx_CCR0 (0x3B3)
1755 #define SPR_BOOKE_EPLC (0x3B3)
1756 #define SPR_405_IAC3 (0x3B4)
1757 #define SPR_BOOKE_EPSC (0x3B4)
1758 #define SPR_405_IAC4 (0x3B5)
1759 #define SPR_405_DVC1 (0x3B6)
1760 #define SPR_405_DVC2 (0x3B7)
1761 #define SPR_BAMR (0x3B7)
1762 #define SPR_7XX_MMCR0 (0x3B8)
1763 #define SPR_7XX_PMC1 (0x3B9)
1764 #define SPR_40x_SGR (0x3B9)
1765 #define SPR_7XX_PMC2 (0x3BA)
1766 #define SPR_40x_DCWR (0x3BA)
1767 #define SPR_7XX_SIAR (0x3BB)
1768 #define SPR_405_SLER (0x3BB)
1769 #define SPR_7XX_MMCR1 (0x3BC)
1770 #define SPR_405_SU0R (0x3BC)
1771 #define SPR_401_SKR (0x3BC)
1772 #define SPR_7XX_PMC3 (0x3BD)
1773 #define SPR_405_DBCR1 (0x3BD)
1774 #define SPR_7XX_PMC4 (0x3BE)
1775 #define SPR_SDA (0x3BF)
1776 #define SPR_403_VTBL (0x3CC)
1777 #define SPR_403_VTBU (0x3CD)
1778 #define SPR_DMISS (0x3D0)
1779 #define SPR_DCMP (0x3D1)
1780 #define SPR_HASH1 (0x3D2)
1781 #define SPR_HASH2 (0x3D3)
1782 #define SPR_BOOKE_ICDBDR (0x3D3)
1783 #define SPR_TLBMISS (0x3D4)
1784 #define SPR_IMISS (0x3D4)
1785 #define SPR_40x_ESR (0x3D4)
1786 #define SPR_PTEHI (0x3D5)
1787 #define SPR_ICMP (0x3D5)
1788 #define SPR_40x_DEAR (0x3D5)
1789 #define SPR_PTELO (0x3D6)
1790 #define SPR_RPA (0x3D6)
1791 #define SPR_40x_EVPR (0x3D6)
1792 #define SPR_L3PM (0x3D7)
1793 #define SPR_403_CDBCR (0x3D7)
1794 #define SPR_L3ITCR0 (0x3D8)
1795 #define SPR_TCR (0x3D8)
1796 #define SPR_40x_TSR (0x3D8)
1797 #define SPR_IBR (0x3DA)
1798 #define SPR_40x_TCR (0x3DA)
1799 #define SPR_ESASRR (0x3DB)
1800 #define SPR_40x_PIT (0x3DB)
1801 #define SPR_403_TBL (0x3DC)
1802 #define SPR_403_TBU (0x3DD)
1803 #define SPR_SEBR (0x3DE)
1804 #define SPR_40x_SRR2 (0x3DE)
1805 #define SPR_SER (0x3DF)
1806 #define SPR_40x_SRR3 (0x3DF)
1807 #define SPR_L3OHCR (0x3E8)
1808 #define SPR_L3ITCR1 (0x3E9)
1809 #define SPR_L3ITCR2 (0x3EA)
1810 #define SPR_L3ITCR3 (0x3EB)
1811 #define SPR_HID0 (0x3F0)
1812 #define SPR_40x_DBSR (0x3F0)
1813 #define SPR_HID1 (0x3F1)
1814 #define SPR_IABR (0x3F2)
1815 #define SPR_40x_DBCR0 (0x3F2)
1816 #define SPR_601_HID2 (0x3F2)
1817 #define SPR_Exxx_L1CSR0 (0x3F2)
1818 #define SPR_ICTRL (0x3F3)
1819 #define SPR_HID2 (0x3F3)
1820 #define SPR_750CL_HID4 (0x3F3)
1821 #define SPR_Exxx_L1CSR1 (0x3F3)
1822 #define SPR_440_DBDR (0x3F3)
1823 #define SPR_LDSTDB (0x3F4)
1824 #define SPR_750_TDCL (0x3F4)
1825 #define SPR_40x_IAC1 (0x3F4)
1826 #define SPR_MMUCSR0 (0x3F4)
1827 #define SPR_970_HID4 (0x3F4)
1828 #define SPR_DABR (0x3F5)
1829 #define DABR_MASK (~(target_ulong)0x7)
1830 #define SPR_Exxx_BUCSR (0x3F5)
1831 #define SPR_40x_IAC2 (0x3F5)
1832 #define SPR_601_HID5 (0x3F5)
1833 #define SPR_40x_DAC1 (0x3F6)
1834 #define SPR_MSSCR0 (0x3F6)
1835 #define SPR_970_HID5 (0x3F6)
1836 #define SPR_MSSSR0 (0x3F7)
1837 #define SPR_MSSCR1 (0x3F7)
1838 #define SPR_DABRX (0x3F7)
1839 #define SPR_40x_DAC2 (0x3F7)
1840 #define SPR_MMUCFG (0x3F7)
1841 #define SPR_LDSTCR (0x3F8)
1842 #define SPR_L2PMCR (0x3F8)
1843 #define SPR_750FX_HID2 (0x3F8)
1844 #define SPR_Exxx_L1FINV0 (0x3F8)
1845 #define SPR_L2CR (0x3F9)
1846 #define SPR_L3CR (0x3FA)
1847 #define SPR_750_TDCH (0x3FA)
1848 #define SPR_IABR2 (0x3FA)
1849 #define SPR_40x_DCCR (0x3FA)
1850 #define SPR_ICTC (0x3FB)
1851 #define SPR_40x_ICCR (0x3FB)
1852 #define SPR_THRM1 (0x3FC)
1853 #define SPR_403_PBL1 (0x3FC)
1854 #define SPR_SP (0x3FD)
1855 #define SPR_THRM2 (0x3FD)
1856 #define SPR_403_PBU1 (0x3FD)
1857 #define SPR_604_HID13 (0x3FD)
1858 #define SPR_LT (0x3FE)
1859 #define SPR_THRM3 (0x3FE)
1860 #define SPR_RCPU_FPECR (0x3FE)
1861 #define SPR_403_PBL2 (0x3FE)
1862 #define SPR_PIR (0x3FF)
1863 #define SPR_403_PBU2 (0x3FF)
1864 #define SPR_601_HID15 (0x3FF)
1865 #define SPR_604_HID15 (0x3FF)
1866 #define SPR_E500_SVR (0x3FF)
1867
1868 /* Disable MAS Interrupt Updates for Hypervisor */
1869 #define EPCR_DMIUH (1 << 22)
1870 /* Disable Guest TLB Management Instructions */
1871 #define EPCR_DGTMI (1 << 23)
1872 /* Guest Interrupt Computation Mode */
1873 #define EPCR_GICM (1 << 24)
1874 /* Interrupt Computation Mode */
1875 #define EPCR_ICM (1 << 25)
1876 /* Disable Embedded Hypervisor Debug */
1877 #define EPCR_DUVD (1 << 26)
1878 /* Instruction Storage Interrupt Directed to Guest State */
1879 #define EPCR_ISIGS (1 << 27)
1880 /* Data Storage Interrupt Directed to Guest State */
1881 #define EPCR_DSIGS (1 << 28)
1882 /* Instruction TLB Error Interrupt Directed to Guest State */
1883 #define EPCR_ITLBGS (1 << 29)
1884 /* Data TLB Error Interrupt Directed to Guest State */
1885 #define EPCR_DTLBGS (1 << 30)
1886 /* External Input Interrupt Directed to Guest State */
1887 #define EPCR_EXTGS (1 << 31)
1888
1889 #define L1CSR0_CPE 0x00010000 /* Data Cache Parity Enable */
1890 #define L1CSR0_CUL 0x00000400 /* (D-)Cache Unable to Lock */
1891 #define L1CSR0_DCLFR 0x00000100 /* D-Cache Lock Flash Reset */
1892 #define L1CSR0_DCFI 0x00000002 /* Data Cache Flash Invalidate */
1893 #define L1CSR0_DCE 0x00000001 /* Data Cache Enable */
1894
1895 #define L1CSR1_CPE 0x00010000 /* Instruction Cache Parity Enable */
1896 #define L1CSR1_ICUL 0x00000400 /* I-Cache Unable to Lock */
1897 #define L1CSR1_ICLFR 0x00000100 /* I-Cache Lock Flash Reset */
1898 #define L1CSR1_ICFI 0x00000002 /* Instruction Cache Flash Invalidate */
1899 #define L1CSR1_ICE 0x00000001 /* Instruction Cache Enable */
1900
1901 /* HID0 bits */
1902 #define HID0_DEEPNAP (1 << 24) /* pre-2.06 */
1903 #define HID0_DOZE (1 << 23) /* pre-2.06 */
1904 #define HID0_NAP (1 << 22) /* pre-2.06 */
1905 #define HID0_HILE (1ull << (63 - 19)) /* POWER8 */
1906
1907 /*****************************************************************************/
1908 /* PowerPC Instructions types definitions */
1909 enum {
1910 PPC_NONE = 0x0000000000000000ULL,
1911 /* PowerPC base instructions set */
1912 PPC_INSNS_BASE = 0x0000000000000001ULL,
1913 /* integer operations instructions */
1914 #define PPC_INTEGER PPC_INSNS_BASE
1915 /* flow control instructions */
1916 #define PPC_FLOW PPC_INSNS_BASE
1917 /* virtual memory instructions */
1918 #define PPC_MEM PPC_INSNS_BASE
1919 /* ld/st with reservation instructions */
1920 #define PPC_RES PPC_INSNS_BASE
1921 /* spr/msr access instructions */
1922 #define PPC_MISC PPC_INSNS_BASE
1923 /* Deprecated instruction sets */
1924 /* Original POWER instruction set */
1925 PPC_POWER = 0x0000000000000002ULL,
1926 /* POWER2 instruction set extension */
1927 PPC_POWER2 = 0x0000000000000004ULL,
1928 /* Power RTC support */
1929 PPC_POWER_RTC = 0x0000000000000008ULL,
1930 /* Power-to-PowerPC bridge (601) */
1931 PPC_POWER_BR = 0x0000000000000010ULL,
1932 /* 64 bits PowerPC instruction set */
1933 PPC_64B = 0x0000000000000020ULL,
1934 /* New 64 bits extensions (PowerPC 2.0x) */
1935 PPC_64BX = 0x0000000000000040ULL,
1936 /* 64 bits hypervisor extensions */
1937 PPC_64H = 0x0000000000000080ULL,
1938 /* New wait instruction (PowerPC 2.0x) */
1939 PPC_WAIT = 0x0000000000000100ULL,
1940 /* Time base mftb instruction */
1941 PPC_MFTB = 0x0000000000000200ULL,
1942
1943 /* Fixed-point unit extensions */
1944 /* PowerPC 602 specific */
1945 PPC_602_SPEC = 0x0000000000000400ULL,
1946 /* isel instruction */
1947 PPC_ISEL = 0x0000000000000800ULL,
1948 /* popcntb instruction */
1949 PPC_POPCNTB = 0x0000000000001000ULL,
1950 /* string load / store */
1951 PPC_STRING = 0x0000000000002000ULL,
1952
1953 /* Floating-point unit extensions */
1954 /* Optional floating point instructions */
1955 PPC_FLOAT = 0x0000000000010000ULL,
1956 /* New floating-point extensions (PowerPC 2.0x) */
1957 PPC_FLOAT_EXT = 0x0000000000020000ULL,
1958 PPC_FLOAT_FSQRT = 0x0000000000040000ULL,
1959 PPC_FLOAT_FRES = 0x0000000000080000ULL,
1960 PPC_FLOAT_FRSQRTE = 0x0000000000100000ULL,
1961 PPC_FLOAT_FRSQRTES = 0x0000000000200000ULL,
1962 PPC_FLOAT_FSEL = 0x0000000000400000ULL,
1963 PPC_FLOAT_STFIWX = 0x0000000000800000ULL,
1964
1965 /* Vector/SIMD extensions */
1966 /* Altivec support */
1967 PPC_ALTIVEC = 0x0000000001000000ULL,
1968 /* PowerPC 2.03 SPE extension */
1969 PPC_SPE = 0x0000000002000000ULL,
1970 /* PowerPC 2.03 SPE single-precision floating-point extension */
1971 PPC_SPE_SINGLE = 0x0000000004000000ULL,
1972 /* PowerPC 2.03 SPE double-precision floating-point extension */
1973 PPC_SPE_DOUBLE = 0x0000000008000000ULL,
1974
1975 /* Optional memory control instructions */
1976 PPC_MEM_TLBIA = 0x0000000010000000ULL,
1977 PPC_MEM_TLBIE = 0x0000000020000000ULL,
1978 PPC_MEM_TLBSYNC = 0x0000000040000000ULL,
1979 /* sync instruction */
1980 PPC_MEM_SYNC = 0x0000000080000000ULL,
1981 /* eieio instruction */
1982 PPC_MEM_EIEIO = 0x0000000100000000ULL,
1983
1984 /* Cache control instructions */
1985 PPC_CACHE = 0x0000000200000000ULL,
1986 /* icbi instruction */
1987 PPC_CACHE_ICBI = 0x0000000400000000ULL,
1988 /* dcbz instruction */
1989 PPC_CACHE_DCBZ = 0x0000000800000000ULL,
1990 /* dcba instruction */
1991 PPC_CACHE_DCBA = 0x0000002000000000ULL,
1992 /* Freescale cache locking instructions */
1993 PPC_CACHE_LOCK = 0x0000004000000000ULL,
1994
1995 /* MMU related extensions */
1996 /* external control instructions */
1997 PPC_EXTERN = 0x0000010000000000ULL,
1998 /* segment register access instructions */
1999 PPC_SEGMENT = 0x0000020000000000ULL,
2000 /* PowerPC 6xx TLB management instructions */
2001 PPC_6xx_TLB = 0x0000040000000000ULL,
2002 /* PowerPC 74xx TLB management instructions */
2003 PPC_74xx_TLB = 0x0000080000000000ULL,
2004 /* PowerPC 40x TLB management instructions */
2005 PPC_40x_TLB = 0x0000100000000000ULL,
2006 /* segment register access instructions for PowerPC 64 "bridge" */
2007 PPC_SEGMENT_64B = 0x0000200000000000ULL,
2008 /* SLB management */
2009 PPC_SLBI = 0x0000400000000000ULL,
2010
2011 /* Embedded PowerPC dedicated instructions */
2012 PPC_WRTEE = 0x0001000000000000ULL,
2013 /* PowerPC 40x exception model */
2014 PPC_40x_EXCP = 0x0002000000000000ULL,
2015 /* PowerPC 405 Mac instructions */
2016 PPC_405_MAC = 0x0004000000000000ULL,
2017 /* PowerPC 440 specific instructions */
2018 PPC_440_SPEC = 0x0008000000000000ULL,
2019 /* BookE (embedded) PowerPC specification */
2020 PPC_BOOKE = 0x0010000000000000ULL,
2021 /* mfapidi instruction */
2022 PPC_MFAPIDI = 0x0020000000000000ULL,
2023 /* tlbiva instruction */
2024 PPC_TLBIVA = 0x0040000000000000ULL,
2025 /* tlbivax instruction */
2026 PPC_TLBIVAX = 0x0080000000000000ULL,
2027 /* PowerPC 4xx dedicated instructions */
2028 PPC_4xx_COMMON = 0x0100000000000000ULL,
2029 /* PowerPC 40x ibct instructions */
2030 PPC_40x_ICBT = 0x0200000000000000ULL,
2031 /* rfmci is not implemented in all BookE PowerPC */
2032 PPC_RFMCI = 0x0400000000000000ULL,
2033 /* rfdi instruction */
2034 PPC_RFDI = 0x0800000000000000ULL,
2035 /* DCR accesses */
2036 PPC_DCR = 0x1000000000000000ULL,
2037 /* DCR extended accesse */
2038 PPC_DCRX = 0x2000000000000000ULL,
2039 /* user-mode DCR access, implemented in PowerPC 460 */
2040 PPC_DCRUX = 0x4000000000000000ULL,
2041 /* popcntw and popcntd instructions */
2042 PPC_POPCNTWD = 0x8000000000000000ULL,
2043
2044 #define PPC_TCG_INSNS (PPC_INSNS_BASE | PPC_POWER | PPC_POWER2 \
2045 | PPC_POWER_RTC | PPC_POWER_BR | PPC_64B \
2046 | PPC_64BX | PPC_64H | PPC_WAIT | PPC_MFTB \
2047 | PPC_602_SPEC | PPC_ISEL | PPC_POPCNTB \
2048 | PPC_STRING | PPC_FLOAT | PPC_FLOAT_EXT \
2049 | PPC_FLOAT_FSQRT | PPC_FLOAT_FRES \
2050 | PPC_FLOAT_FRSQRTE | PPC_FLOAT_FRSQRTES \
2051 | PPC_FLOAT_FSEL | PPC_FLOAT_STFIWX \
2052 | PPC_ALTIVEC | PPC_SPE | PPC_SPE_SINGLE \
2053 | PPC_SPE_DOUBLE | PPC_MEM_TLBIA \
2054 | PPC_MEM_TLBIE | PPC_MEM_TLBSYNC \
2055 | PPC_MEM_SYNC | PPC_MEM_EIEIO \
2056 | PPC_CACHE | PPC_CACHE_ICBI \
2057 | PPC_CACHE_DCBZ \
2058 | PPC_CACHE_DCBA | PPC_CACHE_LOCK \
2059 | PPC_EXTERN | PPC_SEGMENT | PPC_6xx_TLB \
2060 | PPC_74xx_TLB | PPC_40x_TLB | PPC_SEGMENT_64B \
2061 | PPC_SLBI | PPC_WRTEE | PPC_40x_EXCP \
2062 | PPC_405_MAC | PPC_440_SPEC | PPC_BOOKE \
2063 | PPC_MFAPIDI | PPC_TLBIVA | PPC_TLBIVAX \
2064 | PPC_4xx_COMMON | PPC_40x_ICBT | PPC_RFMCI \
2065 | PPC_RFDI | PPC_DCR | PPC_DCRX | PPC_DCRUX \
2066 | PPC_POPCNTWD)
2067
2068 /* extended type values */
2069
2070 /* BookE 2.06 PowerPC specification */
2071 PPC2_BOOKE206 = 0x0000000000000001ULL,
2072 /* VSX (extensions to Altivec / VMX) */
2073 PPC2_VSX = 0x0000000000000002ULL,
2074 /* Decimal Floating Point (DFP) */
2075 PPC2_DFP = 0x0000000000000004ULL,
2076 /* Embedded.Processor Control */
2077 PPC2_PRCNTL = 0x0000000000000008ULL,
2078 /* Byte-reversed, indexed, double-word load and store */
2079 PPC2_DBRX = 0x0000000000000010ULL,
2080 /* Book I 2.05 PowerPC specification */
2081 PPC2_ISA205 = 0x0000000000000020ULL,
2082 /* VSX additions in ISA 2.07 */
2083 PPC2_VSX207 = 0x0000000000000040ULL,
2084 /* ISA 2.06B bpermd */
2085 PPC2_PERM_ISA206 = 0x0000000000000080ULL,
2086 /* ISA 2.06B divide extended variants */
2087 PPC2_DIVE_ISA206 = 0x0000000000000100ULL,
2088 /* ISA 2.06B larx/stcx. instructions */
2089 PPC2_ATOMIC_ISA206 = 0x0000000000000200ULL,
2090 /* ISA 2.06B floating point integer conversion */
2091 PPC2_FP_CVT_ISA206 = 0x0000000000000400ULL,
2092 /* ISA 2.06B floating point test instructions */
2093 PPC2_FP_TST_ISA206 = 0x0000000000000800ULL,
2094 /* ISA 2.07 bctar instruction */
2095 PPC2_BCTAR_ISA207 = 0x0000000000001000ULL,
2096 /* ISA 2.07 load/store quadword */
2097 PPC2_LSQ_ISA207 = 0x0000000000002000ULL,
2098 /* ISA 2.07 Altivec */
2099 PPC2_ALTIVEC_207 = 0x0000000000004000ULL,
2100 /* PowerISA 2.07 Book3s specification */
2101 PPC2_ISA207S = 0x0000000000008000ULL,
2102 /* Double precision floating point conversion for signed integer 64 */
2103 PPC2_FP_CVT_S64 = 0x0000000000010000ULL,
2104 /* Transactional Memory (ISA 2.07, Book II) */
2105 PPC2_TM = 0x0000000000020000ULL,
2106
2107 #define PPC_TCG_INSNS2 (PPC2_BOOKE206 | PPC2_VSX | PPC2_PRCNTL | PPC2_DBRX | \
2108 PPC2_ISA205 | PPC2_VSX207 | PPC2_PERM_ISA206 | \
2109 PPC2_DIVE_ISA206 | PPC2_ATOMIC_ISA206 | \
2110 PPC2_FP_CVT_ISA206 | PPC2_FP_TST_ISA206 | \
2111 PPC2_BCTAR_ISA207 | PPC2_LSQ_ISA207 | \
2112 PPC2_ALTIVEC_207 | PPC2_ISA207S | PPC2_DFP | \
2113 PPC2_FP_CVT_S64 | PPC2_TM)
2114 };
2115
2116 /*****************************************************************************/
2117 /* Memory access type :
2118 * may be needed for precise access rights control and precise exceptions.
2119 */
2120 enum {
2121 /* 1 bit to define user level / supervisor access */
2122 ACCESS_USER = 0x00,
2123 ACCESS_SUPER = 0x01,
2124 /* Type of instruction that generated the access */
2125 ACCESS_CODE = 0x10, /* Code fetch access */
2126 ACCESS_INT = 0x20, /* Integer load/store access */
2127 ACCESS_FLOAT = 0x30, /* floating point load/store access */
2128 ACCESS_RES = 0x40, /* load/store with reservation */
2129 ACCESS_EXT = 0x50, /* external access */
2130 ACCESS_CACHE = 0x60, /* Cache manipulation */
2131 };
2132
2133 /* Hardware interruption sources:
2134 * all those exception can be raised simulteaneously
2135 */
2136 /* Input pins definitions */
2137 enum {
2138 /* 6xx bus input pins */
2139 PPC6xx_INPUT_HRESET = 0,
2140 PPC6xx_INPUT_SRESET = 1,
2141 PPC6xx_INPUT_CKSTP_IN = 2,
2142 PPC6xx_INPUT_MCP = 3,
2143 PPC6xx_INPUT_SMI = 4,
2144 PPC6xx_INPUT_INT = 5,
2145 PPC6xx_INPUT_TBEN = 6,
2146 PPC6xx_INPUT_WAKEUP = 7,
2147 PPC6xx_INPUT_NB,
2148 };
2149
2150 enum {
2151 /* Embedded PowerPC input pins */
2152 PPCBookE_INPUT_HRESET = 0,
2153 PPCBookE_INPUT_SRESET = 1,
2154 PPCBookE_INPUT_CKSTP_IN = 2,
2155 PPCBookE_INPUT_MCP = 3,
2156 PPCBookE_INPUT_SMI = 4,
2157 PPCBookE_INPUT_INT = 5,
2158 PPCBookE_INPUT_CINT = 6,
2159 PPCBookE_INPUT_NB,
2160 };
2161
2162 enum {
2163 /* PowerPC E500 input pins */
2164 PPCE500_INPUT_RESET_CORE = 0,
2165 PPCE500_INPUT_MCK = 1,
2166 PPCE500_INPUT_CINT = 3,
2167 PPCE500_INPUT_INT = 4,
2168 PPCE500_INPUT_DEBUG = 6,
2169 PPCE500_INPUT_NB,
2170 };
2171
2172 enum {
2173 /* PowerPC 40x input pins */
2174 PPC40x_INPUT_RESET_CORE = 0,
2175 PPC40x_INPUT_RESET_CHIP = 1,
2176 PPC40x_INPUT_RESET_SYS = 2,
2177 PPC40x_INPUT_CINT = 3,
2178 PPC40x_INPUT_INT = 4,
2179 PPC40x_INPUT_HALT = 5,
2180 PPC40x_INPUT_DEBUG = 6,
2181 PPC40x_INPUT_NB,
2182 };
2183
2184 enum {
2185 /* RCPU input pins */
2186 PPCRCPU_INPUT_PORESET = 0,
2187 PPCRCPU_INPUT_HRESET = 1,
2188 PPCRCPU_INPUT_SRESET = 2,
2189 PPCRCPU_INPUT_IRQ0 = 3,
2190 PPCRCPU_INPUT_IRQ1 = 4,
2191 PPCRCPU_INPUT_IRQ2 = 5,
2192 PPCRCPU_INPUT_IRQ3 = 6,
2193 PPCRCPU_INPUT_IRQ4 = 7,
2194 PPCRCPU_INPUT_IRQ5 = 8,
2195 PPCRCPU_INPUT_IRQ6 = 9,
2196 PPCRCPU_INPUT_IRQ7 = 10,
2197 PPCRCPU_INPUT_NB,
2198 };
2199
2200 #if defined(TARGET_PPC64)
2201 enum {
2202 /* PowerPC 970 input pins */
2203 PPC970_INPUT_HRESET = 0,
2204 PPC970_INPUT_SRESET = 1,
2205 PPC970_INPUT_CKSTP = 2,
2206 PPC970_INPUT_TBEN = 3,
2207 PPC970_INPUT_MCP = 4,
2208 PPC970_INPUT_INT = 5,
2209 PPC970_INPUT_THINT = 6,
2210 PPC970_INPUT_NB,
2211 };
2212
2213 enum {
2214 /* POWER7 input pins */
2215 POWER7_INPUT_INT = 0,
2216 /* POWER7 probably has other inputs, but we don't care about them
2217 * for any existing machine. We can wire these up when we need
2218 * them */
2219 POWER7_INPUT_NB,
2220 };
2221 #endif
2222
2223 /* Hardware exceptions definitions */
2224 enum {
2225 /* External hardware exception sources */
2226 PPC_INTERRUPT_RESET = 0, /* Reset exception */
2227 PPC_INTERRUPT_WAKEUP, /* Wakeup exception */
2228 PPC_INTERRUPT_MCK, /* Machine check exception */
2229 PPC_INTERRUPT_EXT, /* External interrupt */
2230 PPC_INTERRUPT_SMI, /* System management interrupt */
2231 PPC_INTERRUPT_CEXT, /* Critical external interrupt */
2232 PPC_INTERRUPT_DEBUG, /* External debug exception */
2233 PPC_INTERRUPT_THERM, /* Thermal exception */
2234 /* Internal hardware exception sources */
2235 PPC_INTERRUPT_DECR, /* Decrementer exception */
2236 PPC_INTERRUPT_HDECR, /* Hypervisor decrementer exception */
2237 PPC_INTERRUPT_PIT, /* Programmable inteval timer interrupt */
2238 PPC_INTERRUPT_FIT, /* Fixed interval timer interrupt */
2239 PPC_INTERRUPT_WDT, /* Watchdog timer interrupt */
2240 PPC_INTERRUPT_CDOORBELL, /* Critical doorbell interrupt */
2241 PPC_INTERRUPT_DOORBELL, /* Doorbell interrupt */
2242 PPC_INTERRUPT_PERFM, /* Performance monitor interrupt */
2243 };
2244
2245 /* Processor Compatibility mask (PCR) */
2246 enum {
2247 PCR_COMPAT_2_05 = 1ull << (63-62),
2248 PCR_COMPAT_2_06 = 1ull << (63-61),
2249 PCR_VEC_DIS = 1ull << (63-0), /* Vec. disable (bit NA since POWER8) */
2250 PCR_VSX_DIS = 1ull << (63-1), /* VSX disable (bit NA since POWER8) */
2251 PCR_TM_DIS = 1ull << (63-2), /* Trans. memory disable (POWER8) */
2252 };
2253
2254 /* HMER/HMEER */
2255 enum {
2256 HMER_MALFUNCTION_ALERT = 1ull << (63 - 0),
2257 HMER_PROC_RECV_DONE = 1ull << (63 - 2),
2258 HMER_PROC_RECV_ERROR_MASKED = 1ull << (63 - 3),
2259 HMER_TFAC_ERROR = 1ull << (63 - 4),
2260 HMER_TFMR_PARITY_ERROR = 1ull << (63 - 5),
2261 HMER_XSCOM_FAIL = 1ull << (63 - 8),
2262 HMER_XSCOM_DONE = 1ull << (63 - 9),
2263 HMER_PROC_RECV_AGAIN = 1ull << (63 - 11),
2264 HMER_WARN_RISE = 1ull << (63 - 14),
2265 HMER_WARN_FALL = 1ull << (63 - 15),
2266 HMER_SCOM_FIR_HMI = 1ull << (63 - 16),
2267 HMER_TRIG_FIR_HMI = 1ull << (63 - 17),
2268 HMER_HYP_RESOURCE_ERR = 1ull << (63 - 20),
2269 HMER_XSCOM_STATUS_MASK = 7ull << (63 - 23),
2270 HMER_XSCOM_STATUS_LSH = (63 - 23),
2271 };
2272
2273 /*****************************************************************************/
2274
2275 static inline target_ulong cpu_read_xer(CPUPPCState *env)
2276 {
2277 return env->xer | (env->so << XER_SO) | (env->ov << XER_OV) | (env->ca << XER_CA);
2278 }
2279
2280 static inline void cpu_write_xer(CPUPPCState *env, target_ulong xer)
2281 {
2282 env->so = (xer >> XER_SO) & 1;
2283 env->ov = (xer >> XER_OV) & 1;
2284 env->ca = (xer >> XER_CA) & 1;
2285 env->xer = xer & ~((1u << XER_SO) | (1u << XER_OV) | (1u << XER_CA));
2286 }
2287
2288 static inline void cpu_get_tb_cpu_state(CPUPPCState *env, target_ulong *pc,
2289 target_ulong *cs_base, int *flags)
2290 {
2291 *pc = env->nip;
2292 *cs_base = 0;
2293 *flags = env->hflags;
2294 }
2295
2296 #if !defined(CONFIG_USER_ONLY)
2297 static inline int booke206_tlbm_id(CPUPPCState *env, ppcmas_tlb_t *tlbm)
2298 {
2299 uintptr_t tlbml = (uintptr_t)tlbm;
2300 uintptr_t tlbl = (uintptr_t)env->tlb.tlbm;
2301
2302 return (tlbml - tlbl) / sizeof(env->tlb.tlbm[0]);
2303 }
2304
2305 static inline int booke206_tlb_size(CPUPPCState *env, int tlbn)
2306 {
2307 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2308 int r = tlbncfg & TLBnCFG_N_ENTRY;
2309 return r;
2310 }
2311
2312 static inline int booke206_tlb_ways(CPUPPCState *env, int tlbn)
2313 {
2314 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2315 int r = tlbncfg >> TLBnCFG_ASSOC_SHIFT;
2316 return r;
2317 }
2318
2319 static inline int booke206_tlbm_to_tlbn(CPUPPCState *env, ppcmas_tlb_t *tlbm)
2320 {
2321 int id = booke206_tlbm_id(env, tlbm);
2322 int end = 0;
2323 int i;
2324
2325 for (i = 0; i < BOOKE206_MAX_TLBN; i++) {
2326 end += booke206_tlb_size(env, i);
2327 if (id < end) {
2328 return i;
2329 }
2330 }
2331
2332 cpu_abort(CPU(ppc_env_get_cpu(env)), "Unknown TLBe: %d\n", id);
2333 return 0;
2334 }
2335
2336 static inline int booke206_tlbm_to_way(CPUPPCState *env, ppcmas_tlb_t *tlb)
2337 {
2338 int tlbn = booke206_tlbm_to_tlbn(env, tlb);
2339 int tlbid = booke206_tlbm_id(env, tlb);
2340 return tlbid & (booke206_tlb_ways(env, tlbn) - 1);
2341 }
2342
2343 static inline ppcmas_tlb_t *booke206_get_tlbm(CPUPPCState *env, const int tlbn,
2344 target_ulong ea, int way)
2345 {
2346 int r;
2347 uint32_t ways = booke206_tlb_ways(env, tlbn);
2348 int ways_bits = ctz32(ways);
2349 int tlb_bits = ctz32(booke206_tlb_size(env, tlbn));
2350 int i;
2351
2352 way &= ways - 1;
2353 ea >>= MAS2_EPN_SHIFT;
2354 ea &= (1 << (tlb_bits - ways_bits)) - 1;
2355 r = (ea << ways_bits) | way;
2356
2357 if (r >= booke206_tlb_size(env, tlbn)) {
2358 return NULL;
2359 }
2360
2361 /* bump up to tlbn index */
2362 for (i = 0; i < tlbn; i++) {
2363 r += booke206_tlb_size(env, i);
2364 }
2365
2366 return &env->tlb.tlbm[r];
2367 }
2368
2369 /* returns bitmap of supported page sizes for a given TLB */
2370 static inline uint32_t booke206_tlbnps(CPUPPCState *env, const int tlbn)
2371 {
2372 bool mav2 = false;
2373 uint32_t ret = 0;
2374
2375 if (mav2) {
2376 ret = env->spr[SPR_BOOKE_TLB0PS + tlbn];
2377 } else {
2378 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2379 uint32_t min = (tlbncfg & TLBnCFG_MINSIZE) >> TLBnCFG_MINSIZE_SHIFT;
2380 uint32_t max = (tlbncfg & TLBnCFG_MAXSIZE) >> TLBnCFG_MAXSIZE_SHIFT;
2381 int i;
2382 for (i = min; i <= max; i++) {
2383 ret |= (1 << (i << 1));
2384 }
2385 }
2386
2387 return ret;
2388 }
2389
2390 #endif
2391
2392 static inline bool msr_is_64bit(CPUPPCState *env, target_ulong msr)
2393 {
2394 if (env->mmu_model == POWERPC_MMU_BOOKE206) {
2395 return msr & (1ULL << MSR_CM);
2396 }
2397
2398 return msr & (1ULL << MSR_SF);
2399 }
2400
2401 extern void (*cpu_ppc_hypercall)(PowerPCCPU *);
2402
2403 #include "exec/exec-all.h"
2404
2405 void dump_mmu(FILE *f, fprintf_function cpu_fprintf, CPUPPCState *env);
2406
2407 /**
2408 * ppc_get_vcpu_dt_id:
2409 * @cs: a PowerPCCPU struct.
2410 *
2411 * Returns a device-tree ID for a CPU.
2412 */
2413 int ppc_get_vcpu_dt_id(PowerPCCPU *cpu);
2414
2415 /**
2416 * ppc_get_vcpu_by_dt_id:
2417 * @cpu_dt_id: a device tree id
2418 *
2419 * Searches for a CPU by @cpu_dt_id.
2420 *
2421 * Returns: a PowerPCCPU struct
2422 */
2423 PowerPCCPU *ppc_get_vcpu_by_dt_id(int cpu_dt_id);
2424
2425 void ppc_maybe_bswap_register(CPUPPCState *env, uint8_t *mem_buf, int len);
2426 #endif /* !defined (__CPU_PPC_H__) */
Random patches