2 * QEMU PowerPC PowerNV machine model
4 * Copyright (c) 2016, IBM Corporation.
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2.1 of the License, or (at your option) any later version.
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
20 #include "qemu/osdep.h"
21 #include "qemu/datadir.h"
22 #include "qemu/units.h"
23 #include "qemu/cutils.h"
24 #include "qapi/error.h"
25 #include "sysemu/qtest.h"
26 #include "sysemu/sysemu.h"
27 #include "sysemu/numa.h"
28 #include "sysemu/reset.h"
29 #include "sysemu/runstate.h"
30 #include "sysemu/cpus.h"
31 #include "sysemu/device_tree.h"
32 #include "sysemu/hw_accel.h"
33 #include "target/ppc/cpu.h"
34 #include "hw/ppc/fdt.h"
35 #include "hw/ppc/ppc.h"
36 #include "hw/ppc/pnv.h"
37 #include "hw/ppc/pnv_core.h"
38 #include "hw/loader.h"
40 #include "qapi/visitor.h"
41 #include "monitor/monitor.h"
42 #include "hw/intc/intc.h"
43 #include "hw/ipmi/ipmi.h"
44 #include "target/ppc/mmu-hash64.h"
45 #include "hw/pci/msi.h"
46 #include "hw/pci-host/pnv_phb.h"
47 #include "hw/pci-host/pnv_phb3.h"
48 #include "hw/pci-host/pnv_phb4.h"
50 #include "hw/ppc/xics.h"
51 #include "hw/qdev-properties.h"
52 #include "hw/ppc/pnv_chip.h"
53 #include "hw/ppc/pnv_xscom.h"
54 #include "hw/ppc/pnv_pnor.h"
56 #include "hw/isa/isa.h"
57 #include "hw/char/serial.h"
58 #include "hw/rtc/mc146818rtc.h"
62 #define FDT_MAX_SIZE (1 * MiB)
64 #define FW_FILE_NAME "skiboot.lid"
65 #define FW_LOAD_ADDR 0x0
66 #define FW_MAX_SIZE (16 * MiB)
68 #define KERNEL_LOAD_ADDR 0x20000000
69 #define KERNEL_MAX_SIZE (128 * MiB)
70 #define INITRD_LOAD_ADDR 0x28000000
71 #define INITRD_MAX_SIZE (128 * MiB)
73 static const char *pnv_chip_core_typename(const PnvChip
*o
)
75 const char *chip_type
= object_class_get_name(object_get_class(OBJECT(o
)));
76 int len
= strlen(chip_type
) - strlen(PNV_CHIP_TYPE_SUFFIX
);
77 char *s
= g_strdup_printf(PNV_CORE_TYPE_NAME("%.*s"), len
, chip_type
);
78 const char *core_type
= object_class_get_name(object_class_by_name(s
));
84 * On Power Systems E880 (POWER8), the max cpus (threads) should be :
85 * 4 * 4 sockets * 12 cores * 8 threads = 1536
91 * Memory nodes are created by hostboot, one for each range of memory
92 * that has a different "affinity". In practice, it means one range
95 static void pnv_dt_memory(void *fdt
, int chip_id
, hwaddr start
, hwaddr size
)
98 uint64_t mem_reg_property
[2];
101 mem_reg_property
[0] = cpu_to_be64(start
);
102 mem_reg_property
[1] = cpu_to_be64(size
);
104 mem_name
= g_strdup_printf("memory@%"HWADDR_PRIx
, start
);
105 off
= fdt_add_subnode(fdt
, 0, mem_name
);
108 _FDT((fdt_setprop_string(fdt
, off
, "device_type", "memory")));
109 _FDT((fdt_setprop(fdt
, off
, "reg", mem_reg_property
,
110 sizeof(mem_reg_property
))));
111 _FDT((fdt_setprop_cell(fdt
, off
, "ibm,chip-id", chip_id
)));
114 static int get_cpus_node(void *fdt
)
116 int cpus_offset
= fdt_path_offset(fdt
, "/cpus");
118 if (cpus_offset
< 0) {
119 cpus_offset
= fdt_add_subnode(fdt
, 0, "cpus");
121 _FDT((fdt_setprop_cell(fdt
, cpus_offset
, "#address-cells", 0x1)));
122 _FDT((fdt_setprop_cell(fdt
, cpus_offset
, "#size-cells", 0x0)));
130 * The PowerNV cores (and threads) need to use real HW ids and not an
131 * incremental index like it has been done on other platforms. This HW
132 * id is stored in the CPU PIR, it is used to create cpu nodes in the
133 * device tree, used in XSCOM to address cores and in interrupt
136 static void pnv_dt_core(PnvChip
*chip
, PnvCore
*pc
, void *fdt
)
138 PowerPCCPU
*cpu
= pc
->threads
[0];
139 CPUState
*cs
= CPU(cpu
);
140 DeviceClass
*dc
= DEVICE_GET_CLASS(cs
);
141 int smt_threads
= CPU_CORE(pc
)->nr_threads
;
142 CPUPPCState
*env
= &cpu
->env
;
143 PowerPCCPUClass
*pcc
= POWERPC_CPU_GET_CLASS(cs
);
144 g_autofree
uint32_t *servers_prop
= g_new(uint32_t, smt_threads
);
146 uint32_t segs
[] = {cpu_to_be32(28), cpu_to_be32(40),
147 0xffffffff, 0xffffffff};
148 uint32_t tbfreq
= PNV_TIMEBASE_FREQ
;
149 uint32_t cpufreq
= 1000000000;
150 uint32_t page_sizes_prop
[64];
151 size_t page_sizes_prop_size
;
152 const uint8_t pa_features
[] = { 24, 0,
153 0xf6, 0x3f, 0xc7, 0xc0, 0x80, 0xf0,
154 0x80, 0x00, 0x00, 0x00, 0x00, 0x00,
155 0x00, 0x00, 0x00, 0x00, 0x80, 0x00,
156 0x80, 0x00, 0x80, 0x00, 0x80, 0x00 };
159 int cpus_offset
= get_cpus_node(fdt
);
161 nodename
= g_strdup_printf("%s@%x", dc
->fw_name
, pc
->pir
);
162 offset
= fdt_add_subnode(fdt
, cpus_offset
, nodename
);
166 _FDT((fdt_setprop_cell(fdt
, offset
, "ibm,chip-id", chip
->chip_id
)));
168 _FDT((fdt_setprop_cell(fdt
, offset
, "reg", pc
->pir
)));
169 _FDT((fdt_setprop_cell(fdt
, offset
, "ibm,pir", pc
->pir
)));
170 _FDT((fdt_setprop_string(fdt
, offset
, "device_type", "cpu")));
172 _FDT((fdt_setprop_cell(fdt
, offset
, "cpu-version", env
->spr
[SPR_PVR
])));
173 _FDT((fdt_setprop_cell(fdt
, offset
, "d-cache-block-size",
174 env
->dcache_line_size
)));
175 _FDT((fdt_setprop_cell(fdt
, offset
, "d-cache-line-size",
176 env
->dcache_line_size
)));
177 _FDT((fdt_setprop_cell(fdt
, offset
, "i-cache-block-size",
178 env
->icache_line_size
)));
179 _FDT((fdt_setprop_cell(fdt
, offset
, "i-cache-line-size",
180 env
->icache_line_size
)));
182 if (pcc
->l1_dcache_size
) {
183 _FDT((fdt_setprop_cell(fdt
, offset
, "d-cache-size",
184 pcc
->l1_dcache_size
)));
186 warn_report("Unknown L1 dcache size for cpu");
188 if (pcc
->l1_icache_size
) {
189 _FDT((fdt_setprop_cell(fdt
, offset
, "i-cache-size",
190 pcc
->l1_icache_size
)));
192 warn_report("Unknown L1 icache size for cpu");
195 _FDT((fdt_setprop_cell(fdt
, offset
, "timebase-frequency", tbfreq
)));
196 _FDT((fdt_setprop_cell(fdt
, offset
, "clock-frequency", cpufreq
)));
197 _FDT((fdt_setprop_cell(fdt
, offset
, "ibm,slb-size",
198 cpu
->hash64_opts
->slb_size
)));
199 _FDT((fdt_setprop_string(fdt
, offset
, "status", "okay")));
200 _FDT((fdt_setprop(fdt
, offset
, "64-bit", NULL
, 0)));
202 if (ppc_has_spr(cpu
, SPR_PURR
)) {
203 _FDT((fdt_setprop(fdt
, offset
, "ibm,purr", NULL
, 0)));
206 if (ppc_hash64_has(cpu
, PPC_HASH64_1TSEG
)) {
207 _FDT((fdt_setprop(fdt
, offset
, "ibm,processor-segment-sizes",
208 segs
, sizeof(segs
))));
212 * Advertise VMX/VSX (vector extensions) if available
213 * 0 / no property == no vector extensions
214 * 1 == VMX / Altivec available
217 if (env
->insns_flags
& PPC_ALTIVEC
) {
218 uint32_t vmx
= (env
->insns_flags2
& PPC2_VSX
) ? 2 : 1;
220 _FDT((fdt_setprop_cell(fdt
, offset
, "ibm,vmx", vmx
)));
224 * Advertise DFP (Decimal Floating Point) if available
225 * 0 / no property == no DFP
228 if (env
->insns_flags2
& PPC2_DFP
) {
229 _FDT((fdt_setprop_cell(fdt
, offset
, "ibm,dfp", 1)));
232 page_sizes_prop_size
= ppc_create_page_sizes_prop(cpu
, page_sizes_prop
,
233 sizeof(page_sizes_prop
));
234 if (page_sizes_prop_size
) {
235 _FDT((fdt_setprop(fdt
, offset
, "ibm,segment-page-sizes",
236 page_sizes_prop
, page_sizes_prop_size
)));
239 _FDT((fdt_setprop(fdt
, offset
, "ibm,pa-features",
240 pa_features
, sizeof(pa_features
))));
242 /* Build interrupt servers properties */
243 for (i
= 0; i
< smt_threads
; i
++) {
244 servers_prop
[i
] = cpu_to_be32(pc
->pir
+ i
);
246 _FDT((fdt_setprop(fdt
, offset
, "ibm,ppc-interrupt-server#s",
247 servers_prop
, sizeof(*servers_prop
) * smt_threads
)));
250 static void pnv_dt_icp(PnvChip
*chip
, void *fdt
, uint32_t pir
,
253 uint64_t addr
= PNV_ICP_BASE(chip
) | (pir
<< 12);
255 const char compat
[] = "IBM,power8-icp\0IBM,ppc-xicp";
256 uint32_t irange
[2], i
, rsize
;
260 irange
[0] = cpu_to_be32(pir
);
261 irange
[1] = cpu_to_be32(nr_threads
);
263 rsize
= sizeof(uint64_t) * 2 * nr_threads
;
264 reg
= g_malloc(rsize
);
265 for (i
= 0; i
< nr_threads
; i
++) {
266 reg
[i
* 2] = cpu_to_be64(addr
| ((pir
+ i
) * 0x1000));
267 reg
[i
* 2 + 1] = cpu_to_be64(0x1000);
270 name
= g_strdup_printf("interrupt-controller@%"PRIX64
, addr
);
271 offset
= fdt_add_subnode(fdt
, 0, name
);
275 _FDT((fdt_setprop(fdt
, offset
, "compatible", compat
, sizeof(compat
))));
276 _FDT((fdt_setprop(fdt
, offset
, "reg", reg
, rsize
)));
277 _FDT((fdt_setprop_string(fdt
, offset
, "device_type",
278 "PowerPC-External-Interrupt-Presentation")));
279 _FDT((fdt_setprop(fdt
, offset
, "interrupt-controller", NULL
, 0)));
280 _FDT((fdt_setprop(fdt
, offset
, "ibm,interrupt-server-ranges",
281 irange
, sizeof(irange
))));
282 _FDT((fdt_setprop_cell(fdt
, offset
, "#interrupt-cells", 1)));
283 _FDT((fdt_setprop_cell(fdt
, offset
, "#address-cells", 0)));
288 * Adds a PnvPHB to the chip on P8.
289 * Implemented here, like for defaults PHBs
291 PnvChip
*pnv_chip_add_phb(PnvChip
*chip
, PnvPHB
*phb
)
293 Pnv8Chip
*chip8
= PNV8_CHIP(chip
);
297 chip8
->phbs
[chip8
->num_phbs
] = phb
;
302 static void pnv_chip_power8_dt_populate(PnvChip
*chip
, void *fdt
)
304 static const char compat
[] = "ibm,power8-xscom\0ibm,xscom";
307 pnv_dt_xscom(chip
, fdt
, 0,
308 cpu_to_be64(PNV_XSCOM_BASE(chip
)),
309 cpu_to_be64(PNV_XSCOM_SIZE
),
310 compat
, sizeof(compat
));
312 for (i
= 0; i
< chip
->nr_cores
; i
++) {
313 PnvCore
*pnv_core
= chip
->cores
[i
];
315 pnv_dt_core(chip
, pnv_core
, fdt
);
317 /* Interrupt Control Presenters (ICP). One per core. */
318 pnv_dt_icp(chip
, fdt
, pnv_core
->pir
, CPU_CORE(pnv_core
)->nr_threads
);
321 if (chip
->ram_size
) {
322 pnv_dt_memory(fdt
, chip
->chip_id
, chip
->ram_start
, chip
->ram_size
);
326 static void pnv_chip_power9_dt_populate(PnvChip
*chip
, void *fdt
)
328 static const char compat
[] = "ibm,power9-xscom\0ibm,xscom";
331 pnv_dt_xscom(chip
, fdt
, 0,
332 cpu_to_be64(PNV9_XSCOM_BASE(chip
)),
333 cpu_to_be64(PNV9_XSCOM_SIZE
),
334 compat
, sizeof(compat
));
336 for (i
= 0; i
< chip
->nr_cores
; i
++) {
337 PnvCore
*pnv_core
= chip
->cores
[i
];
339 pnv_dt_core(chip
, pnv_core
, fdt
);
342 if (chip
->ram_size
) {
343 pnv_dt_memory(fdt
, chip
->chip_id
, chip
->ram_start
, chip
->ram_size
);
346 pnv_dt_lpc(chip
, fdt
, 0, PNV9_LPCM_BASE(chip
), PNV9_LPCM_SIZE
);
349 static void pnv_chip_power10_dt_populate(PnvChip
*chip
, void *fdt
)
351 static const char compat
[] = "ibm,power10-xscom\0ibm,xscom";
354 pnv_dt_xscom(chip
, fdt
, 0,
355 cpu_to_be64(PNV10_XSCOM_BASE(chip
)),
356 cpu_to_be64(PNV10_XSCOM_SIZE
),
357 compat
, sizeof(compat
));
359 for (i
= 0; i
< chip
->nr_cores
; i
++) {
360 PnvCore
*pnv_core
= chip
->cores
[i
];
362 pnv_dt_core(chip
, pnv_core
, fdt
);
365 if (chip
->ram_size
) {
366 pnv_dt_memory(fdt
, chip
->chip_id
, chip
->ram_start
, chip
->ram_size
);
369 pnv_dt_lpc(chip
, fdt
, 0, PNV10_LPCM_BASE(chip
), PNV10_LPCM_SIZE
);
372 static void pnv_dt_rtc(ISADevice
*d
, void *fdt
, int lpc_off
)
374 uint32_t io_base
= d
->ioport_id
;
375 uint32_t io_regs
[] = {
377 cpu_to_be32(io_base
),
383 name
= g_strdup_printf("%s@i%x", qdev_fw_name(DEVICE(d
)), io_base
);
384 node
= fdt_add_subnode(fdt
, lpc_off
, name
);
388 _FDT((fdt_setprop(fdt
, node
, "reg", io_regs
, sizeof(io_regs
))));
389 _FDT((fdt_setprop_string(fdt
, node
, "compatible", "pnpPNP,b00")));
392 static void pnv_dt_serial(ISADevice
*d
, void *fdt
, int lpc_off
)
394 const char compatible
[] = "ns16550\0pnpPNP,501";
395 uint32_t io_base
= d
->ioport_id
;
396 uint32_t io_regs
[] = {
398 cpu_to_be32(io_base
),
405 irq
= object_property_get_uint(OBJECT(d
), "irq", &error_fatal
);
407 name
= g_strdup_printf("%s@i%x", qdev_fw_name(DEVICE(d
)), io_base
);
408 node
= fdt_add_subnode(fdt
, lpc_off
, name
);
412 _FDT((fdt_setprop(fdt
, node
, "reg", io_regs
, sizeof(io_regs
))));
413 _FDT((fdt_setprop(fdt
, node
, "compatible", compatible
,
414 sizeof(compatible
))));
416 _FDT((fdt_setprop_cell(fdt
, node
, "clock-frequency", 1843200)));
417 _FDT((fdt_setprop_cell(fdt
, node
, "current-speed", 115200)));
418 _FDT((fdt_setprop_cell(fdt
, node
, "interrupts", irq
)));
419 _FDT((fdt_setprop_cell(fdt
, node
, "interrupt-parent",
420 fdt_get_phandle(fdt
, lpc_off
))));
422 /* This is needed by Linux */
423 _FDT((fdt_setprop_string(fdt
, node
, "device_type", "serial")));
426 static void pnv_dt_ipmi_bt(ISADevice
*d
, void *fdt
, int lpc_off
)
428 const char compatible
[] = "bt\0ipmi-bt";
430 uint32_t io_regs
[] = {
432 0, /* 'io_base' retrieved from the 'ioport' property of 'isa-ipmi-bt' */
439 io_base
= object_property_get_int(OBJECT(d
), "ioport", &error_fatal
);
440 io_regs
[1] = cpu_to_be32(io_base
);
442 irq
= object_property_get_int(OBJECT(d
), "irq", &error_fatal
);
444 name
= g_strdup_printf("%s@i%x", qdev_fw_name(DEVICE(d
)), io_base
);
445 node
= fdt_add_subnode(fdt
, lpc_off
, name
);
449 _FDT((fdt_setprop(fdt
, node
, "reg", io_regs
, sizeof(io_regs
))));
450 _FDT((fdt_setprop(fdt
, node
, "compatible", compatible
,
451 sizeof(compatible
))));
453 /* Mark it as reserved to avoid Linux trying to claim it */
454 _FDT((fdt_setprop_string(fdt
, node
, "status", "reserved")));
455 _FDT((fdt_setprop_cell(fdt
, node
, "interrupts", irq
)));
456 _FDT((fdt_setprop_cell(fdt
, node
, "interrupt-parent",
457 fdt_get_phandle(fdt
, lpc_off
))));
460 typedef struct ForeachPopulateArgs
{
463 } ForeachPopulateArgs
;
465 static int pnv_dt_isa_device(DeviceState
*dev
, void *opaque
)
467 ForeachPopulateArgs
*args
= opaque
;
468 ISADevice
*d
= ISA_DEVICE(dev
);
470 if (object_dynamic_cast(OBJECT(dev
), TYPE_MC146818_RTC
)) {
471 pnv_dt_rtc(d
, args
->fdt
, args
->offset
);
472 } else if (object_dynamic_cast(OBJECT(dev
), TYPE_ISA_SERIAL
)) {
473 pnv_dt_serial(d
, args
->fdt
, args
->offset
);
474 } else if (object_dynamic_cast(OBJECT(dev
), "isa-ipmi-bt")) {
475 pnv_dt_ipmi_bt(d
, args
->fdt
, args
->offset
);
477 error_report("unknown isa device %s@i%x", qdev_fw_name(dev
),
485 * The default LPC bus of a multichip system is on chip 0. It's
486 * recognized by the firmware (skiboot) using a "primary" property.
488 static void pnv_dt_isa(PnvMachineState
*pnv
, void *fdt
)
490 int isa_offset
= fdt_path_offset(fdt
, pnv
->chips
[0]->dt_isa_nodename
);
491 ForeachPopulateArgs args
= {
493 .offset
= isa_offset
,
497 _FDT((fdt_setprop(fdt
, isa_offset
, "primary", NULL
, 0)));
499 phandle
= qemu_fdt_alloc_phandle(fdt
);
501 _FDT((fdt_setprop_cell(fdt
, isa_offset
, "phandle", phandle
)));
504 * ISA devices are not necessarily parented to the ISA bus so we
505 * can not use object_child_foreach()
507 qbus_walk_children(BUS(pnv
->isa_bus
), pnv_dt_isa_device
, NULL
, NULL
, NULL
,
511 static void pnv_dt_power_mgt(PnvMachineState
*pnv
, void *fdt
)
515 off
= fdt_add_subnode(fdt
, 0, "ibm,opal");
516 off
= fdt_add_subnode(fdt
, off
, "power-mgt");
518 _FDT(fdt_setprop_cell(fdt
, off
, "ibm,enabled-stop-levels", 0xc0000000));
521 static void *pnv_dt_create(MachineState
*machine
)
523 PnvMachineClass
*pmc
= PNV_MACHINE_GET_CLASS(machine
);
524 PnvMachineState
*pnv
= PNV_MACHINE(machine
);
530 fdt
= g_malloc0(FDT_MAX_SIZE
);
531 _FDT((fdt_create_empty_tree(fdt
, FDT_MAX_SIZE
)));
534 _FDT((fdt_add_subnode(fdt
, 0, "qemu")));
537 _FDT((fdt_setprop_cell(fdt
, 0, "#address-cells", 0x2)));
538 _FDT((fdt_setprop_cell(fdt
, 0, "#size-cells", 0x2)));
539 _FDT((fdt_setprop_string(fdt
, 0, "model",
540 "IBM PowerNV (emulated by qemu)")));
541 _FDT((fdt_setprop(fdt
, 0, "compatible", pmc
->compat
, pmc
->compat_size
)));
543 buf
= qemu_uuid_unparse_strdup(&qemu_uuid
);
544 _FDT((fdt_setprop_string(fdt
, 0, "vm,uuid", buf
)));
546 _FDT((fdt_setprop_string(fdt
, 0, "system-id", buf
)));
550 off
= fdt_add_subnode(fdt
, 0, "chosen");
551 if (machine
->kernel_cmdline
) {
552 _FDT((fdt_setprop_string(fdt
, off
, "bootargs",
553 machine
->kernel_cmdline
)));
556 if (pnv
->initrd_size
) {
557 uint32_t start_prop
= cpu_to_be32(pnv
->initrd_base
);
558 uint32_t end_prop
= cpu_to_be32(pnv
->initrd_base
+ pnv
->initrd_size
);
560 _FDT((fdt_setprop(fdt
, off
, "linux,initrd-start",
561 &start_prop
, sizeof(start_prop
))));
562 _FDT((fdt_setprop(fdt
, off
, "linux,initrd-end",
563 &end_prop
, sizeof(end_prop
))));
566 /* Populate device tree for each chip */
567 for (i
= 0; i
< pnv
->num_chips
; i
++) {
568 PNV_CHIP_GET_CLASS(pnv
->chips
[i
])->dt_populate(pnv
->chips
[i
], fdt
);
571 /* Populate ISA devices on chip 0 */
572 pnv_dt_isa(pnv
, fdt
);
575 pnv_dt_bmc_sensors(pnv
->bmc
, fdt
);
578 /* Create an extra node for power management on machines that support it */
579 if (pmc
->dt_power_mgt
) {
580 pmc
->dt_power_mgt(pnv
, fdt
);
586 static void pnv_powerdown_notify(Notifier
*n
, void *opaque
)
588 PnvMachineState
*pnv
= container_of(n
, PnvMachineState
, powerdown_notifier
);
591 pnv_bmc_powerdown(pnv
->bmc
);
595 static void pnv_reset(MachineState
*machine
, ShutdownCause reason
)
597 PnvMachineState
*pnv
= PNV_MACHINE(machine
);
601 qemu_devices_reset(reason
);
604 * The machine should provide by default an internal BMC simulator.
605 * If not, try to use the BMC device that was provided on the command
608 bmc
= pnv_bmc_find(&error_fatal
);
611 if (!qtest_enabled()) {
612 warn_report("machine has no BMC device. Use '-device "
613 "ipmi-bmc-sim,id=bmc0 -device isa-ipmi-bt,bmc=bmc0,irq=10' "
617 pnv_bmc_set_pnor(bmc
, pnv
->pnor
);
622 fdt
= pnv_dt_create(machine
);
624 /* Pack resulting tree */
625 _FDT((fdt_pack(fdt
)));
627 qemu_fdt_dumpdtb(fdt
, fdt_totalsize(fdt
));
628 cpu_physical_memory_write(PNV_FDT_ADDR
, fdt
, fdt_totalsize(fdt
));
631 * Set machine->fdt for 'dumpdtb' QMP/HMP command. Free
632 * the existing machine->fdt to avoid leaking it during
635 g_free(machine
->fdt
);
639 static ISABus
*pnv_chip_power8_isa_create(PnvChip
*chip
, Error
**errp
)
641 Pnv8Chip
*chip8
= PNV8_CHIP(chip
);
642 qemu_irq irq
= qdev_get_gpio_in(DEVICE(&chip8
->psi
), PSIHB_IRQ_EXTERNAL
);
644 qdev_connect_gpio_out(DEVICE(&chip8
->lpc
), 0, irq
);
645 return pnv_lpc_isa_create(&chip8
->lpc
, true, errp
);
648 static ISABus
*pnv_chip_power8nvl_isa_create(PnvChip
*chip
, Error
**errp
)
650 Pnv8Chip
*chip8
= PNV8_CHIP(chip
);
651 qemu_irq irq
= qdev_get_gpio_in(DEVICE(&chip8
->psi
), PSIHB_IRQ_LPC_I2C
);
653 qdev_connect_gpio_out(DEVICE(&chip8
->lpc
), 0, irq
);
654 return pnv_lpc_isa_create(&chip8
->lpc
, false, errp
);
657 static ISABus
*pnv_chip_power9_isa_create(PnvChip
*chip
, Error
**errp
)
659 Pnv9Chip
*chip9
= PNV9_CHIP(chip
);
660 qemu_irq irq
= qdev_get_gpio_in(DEVICE(&chip9
->psi
), PSIHB9_IRQ_LPCHC
);
662 qdev_connect_gpio_out(DEVICE(&chip9
->lpc
), 0, irq
);
663 return pnv_lpc_isa_create(&chip9
->lpc
, false, errp
);
666 static ISABus
*pnv_chip_power10_isa_create(PnvChip
*chip
, Error
**errp
)
668 Pnv10Chip
*chip10
= PNV10_CHIP(chip
);
669 qemu_irq irq
= qdev_get_gpio_in(DEVICE(&chip10
->psi
), PSIHB9_IRQ_LPCHC
);
671 qdev_connect_gpio_out(DEVICE(&chip10
->lpc
), 0, irq
);
672 return pnv_lpc_isa_create(&chip10
->lpc
, false, errp
);
675 static ISABus
*pnv_isa_create(PnvChip
*chip
, Error
**errp
)
677 return PNV_CHIP_GET_CLASS(chip
)->isa_create(chip
, errp
);
680 static void pnv_chip_power8_pic_print_info(PnvChip
*chip
, Monitor
*mon
)
682 Pnv8Chip
*chip8
= PNV8_CHIP(chip
);
685 ics_pic_print_info(&chip8
->psi
.ics
, mon
);
687 for (i
= 0; i
< chip8
->num_phbs
; i
++) {
688 PnvPHB
*phb
= chip8
->phbs
[i
];
689 PnvPHB3
*phb3
= PNV_PHB3(phb
->backend
);
691 pnv_phb3_msi_pic_print_info(&phb3
->msis
, mon
);
692 ics_pic_print_info(&phb3
->lsis
, mon
);
696 static int pnv_chip_power9_pic_print_info_child(Object
*child
, void *opaque
)
698 Monitor
*mon
= opaque
;
699 PnvPHB
*phb
= (PnvPHB
*) object_dynamic_cast(child
, TYPE_PNV_PHB
);
705 pnv_phb4_pic_print_info(PNV_PHB4(phb
->backend
), mon
);
710 static void pnv_chip_power9_pic_print_info(PnvChip
*chip
, Monitor
*mon
)
712 Pnv9Chip
*chip9
= PNV9_CHIP(chip
);
714 pnv_xive_pic_print_info(&chip9
->xive
, mon
);
715 pnv_psi_pic_print_info(&chip9
->psi
, mon
);
717 object_child_foreach_recursive(OBJECT(chip
),
718 pnv_chip_power9_pic_print_info_child
, mon
);
721 static uint64_t pnv_chip_power8_xscom_core_base(PnvChip
*chip
,
724 return PNV_XSCOM_EX_BASE(core_id
);
727 static uint64_t pnv_chip_power9_xscom_core_base(PnvChip
*chip
,
730 return PNV9_XSCOM_EC_BASE(core_id
);
733 static uint64_t pnv_chip_power10_xscom_core_base(PnvChip
*chip
,
736 return PNV10_XSCOM_EC_BASE(core_id
);
739 static bool pnv_match_cpu(const char *default_type
, const char *cpu_type
)
741 PowerPCCPUClass
*ppc_default
=
742 POWERPC_CPU_CLASS(object_class_by_name(default_type
));
743 PowerPCCPUClass
*ppc
=
744 POWERPC_CPU_CLASS(object_class_by_name(cpu_type
));
746 return ppc_default
->pvr_match(ppc_default
, ppc
->pvr
, false);
749 static void pnv_ipmi_bt_init(ISABus
*bus
, IPMIBmc
*bmc
, uint32_t irq
)
751 ISADevice
*dev
= isa_new("isa-ipmi-bt");
753 object_property_set_link(OBJECT(dev
), "bmc", OBJECT(bmc
), &error_fatal
);
754 object_property_set_int(OBJECT(dev
), "irq", irq
, &error_fatal
);
755 isa_realize_and_unref(dev
, bus
, &error_fatal
);
758 static void pnv_chip_power10_pic_print_info(PnvChip
*chip
, Monitor
*mon
)
760 Pnv10Chip
*chip10
= PNV10_CHIP(chip
);
762 pnv_xive2_pic_print_info(&chip10
->xive
, mon
);
763 pnv_psi_pic_print_info(&chip10
->psi
, mon
);
765 object_child_foreach_recursive(OBJECT(chip
),
766 pnv_chip_power9_pic_print_info_child
, mon
);
769 /* Always give the first 1GB to chip 0 else we won't boot */
770 static uint64_t pnv_chip_get_ram_size(PnvMachineState
*pnv
, int chip_id
)
772 MachineState
*machine
= MACHINE(pnv
);
773 uint64_t ram_per_chip
;
775 assert(machine
->ram_size
>= 1 * GiB
);
777 ram_per_chip
= machine
->ram_size
/ pnv
->num_chips
;
778 if (ram_per_chip
>= 1 * GiB
) {
779 return QEMU_ALIGN_DOWN(ram_per_chip
, 1 * MiB
);
782 assert(pnv
->num_chips
> 1);
784 ram_per_chip
= (machine
->ram_size
- 1 * GiB
) / (pnv
->num_chips
- 1);
785 return chip_id
== 0 ? 1 * GiB
: QEMU_ALIGN_DOWN(ram_per_chip
, 1 * MiB
);
788 static void pnv_init(MachineState
*machine
)
790 const char *bios_name
= machine
->firmware
?: FW_FILE_NAME
;
791 PnvMachineState
*pnv
= PNV_MACHINE(machine
);
792 MachineClass
*mc
= MACHINE_GET_CLASS(machine
);
795 uint64_t chip_ram_start
= 0;
798 DriveInfo
*pnor
= drive_get(IF_MTD
, 0, 0);
802 error_report("machine %s does not support the KVM accelerator",
808 if (machine
->ram_size
< mc
->default_ram_size
) {
809 char *sz
= size_to_str(mc
->default_ram_size
);
810 error_report("Invalid RAM size, should be bigger than %s", sz
);
814 memory_region_add_subregion(get_system_memory(), 0, machine
->ram
);
817 * Create our simple PNOR device
819 dev
= qdev_new(TYPE_PNV_PNOR
);
821 qdev_prop_set_drive(dev
, "drive", blk_by_legacy_dinfo(pnor
));
823 sysbus_realize_and_unref(SYS_BUS_DEVICE(dev
), &error_fatal
);
824 pnv
->pnor
= PNV_PNOR(dev
);
826 /* load skiboot firmware */
827 fw_filename
= qemu_find_file(QEMU_FILE_TYPE_BIOS
, bios_name
);
829 error_report("Could not find OPAL firmware '%s'", bios_name
);
833 fw_size
= load_image_targphys(fw_filename
, pnv
->fw_load_addr
, FW_MAX_SIZE
);
835 error_report("Could not load OPAL firmware '%s'", fw_filename
);
841 if (machine
->kernel_filename
) {
844 kernel_size
= load_image_targphys(machine
->kernel_filename
,
845 KERNEL_LOAD_ADDR
, KERNEL_MAX_SIZE
);
846 if (kernel_size
< 0) {
847 error_report("Could not load kernel '%s'",
848 machine
->kernel_filename
);
854 if (machine
->initrd_filename
) {
855 pnv
->initrd_base
= INITRD_LOAD_ADDR
;
856 pnv
->initrd_size
= load_image_targphys(machine
->initrd_filename
,
857 pnv
->initrd_base
, INITRD_MAX_SIZE
);
858 if (pnv
->initrd_size
< 0) {
859 error_report("Could not load initial ram disk '%s'",
860 machine
->initrd_filename
);
865 /* MSIs are supported on this platform */
866 msi_nonbroken
= true;
869 * Check compatibility of the specified CPU with the machine
872 if (!pnv_match_cpu(mc
->default_cpu_type
, machine
->cpu_type
)) {
873 error_report("invalid CPU model '%s' for %s machine",
874 machine
->cpu_type
, mc
->name
);
878 /* Create the processor chips */
879 i
= strlen(machine
->cpu_type
) - strlen(POWERPC_CPU_TYPE_SUFFIX
);
880 chip_typename
= g_strdup_printf(PNV_CHIP_TYPE_NAME("%.*s"),
881 i
, machine
->cpu_type
);
882 if (!object_class_by_name(chip_typename
)) {
883 error_report("invalid chip model '%.*s' for %s machine",
884 i
, machine
->cpu_type
, mc
->name
);
889 machine
->smp
.max_cpus
/ (machine
->smp
.cores
* machine
->smp
.threads
);
891 * TODO: should we decide on how many chips we can create based
892 * on #cores and Venice vs. Murano vs. Naples chip type etc...,
894 if (!is_power_of_2(pnv
->num_chips
) || pnv
->num_chips
> 16) {
895 error_report("invalid number of chips: '%d'", pnv
->num_chips
);
897 "Try '-smp sockets=N'. Valid values are : 1, 2, 4, 8 and 16.\n");
901 pnv
->chips
= g_new0(PnvChip
*, pnv
->num_chips
);
902 for (i
= 0; i
< pnv
->num_chips
; i
++) {
904 Object
*chip
= OBJECT(qdev_new(chip_typename
));
905 uint64_t chip_ram_size
= pnv_chip_get_ram_size(pnv
, i
);
907 pnv
->chips
[i
] = PNV_CHIP(chip
);
909 /* Distribute RAM among the chips */
910 object_property_set_int(chip
, "ram-start", chip_ram_start
,
912 object_property_set_int(chip
, "ram-size", chip_ram_size
,
914 chip_ram_start
+= chip_ram_size
;
916 snprintf(chip_name
, sizeof(chip_name
), "chip[%d]", i
);
917 object_property_add_child(OBJECT(pnv
), chip_name
, chip
);
918 object_property_set_int(chip
, "chip-id", i
, &error_fatal
);
919 object_property_set_int(chip
, "nr-cores", machine
->smp
.cores
,
921 object_property_set_int(chip
, "nr-threads", machine
->smp
.threads
,
924 * The POWER8 machine use the XICS interrupt interface.
925 * Propagate the XICS fabric to the chip and its controllers.
927 if (object_dynamic_cast(OBJECT(pnv
), TYPE_XICS_FABRIC
)) {
928 object_property_set_link(chip
, "xics", OBJECT(pnv
), &error_abort
);
930 if (object_dynamic_cast(OBJECT(pnv
), TYPE_XIVE_FABRIC
)) {
931 object_property_set_link(chip
, "xive-fabric", OBJECT(pnv
),
934 sysbus_realize_and_unref(SYS_BUS_DEVICE(chip
), &error_fatal
);
936 g_free(chip_typename
);
938 /* Instantiate ISA bus on chip 0 */
939 pnv
->isa_bus
= pnv_isa_create(pnv
->chips
[0], &error_fatal
);
941 /* Create serial port */
942 serial_hds_isa_init(pnv
->isa_bus
, 0, MAX_ISA_SERIAL_PORTS
);
944 /* Create an RTC ISA device too */
945 mc146818_rtc_init(pnv
->isa_bus
, 2000, NULL
);
948 * Create the machine BMC simulator and the IPMI BT device for
949 * communication with the BMC
951 if (defaults_enabled()) {
952 pnv
->bmc
= pnv_bmc_create(pnv
->pnor
);
953 pnv_ipmi_bt_init(pnv
->isa_bus
, pnv
->bmc
, 10);
957 * The PNOR is mapped on the LPC FW address space by the BMC.
958 * Since we can not reach the remote BMC machine with LPC memops,
959 * map it always for now.
961 memory_region_add_subregion(pnv
->chips
[0]->fw_mr
, PNOR_SPI_OFFSET
,
965 * OpenPOWER systems use a IPMI SEL Event message to notify the
968 pnv
->powerdown_notifier
.notify
= pnv_powerdown_notify
;
969 qemu_register_powerdown_notifier(&pnv
->powerdown_notifier
);
973 * 0:21 Reserved - Read as zeros
978 static uint32_t pnv_chip_core_pir_p8(PnvChip
*chip
, uint32_t core_id
)
980 return (chip
->chip_id
<< 7) | (core_id
<< 3);
983 static void pnv_chip_power8_intc_create(PnvChip
*chip
, PowerPCCPU
*cpu
,
986 Pnv8Chip
*chip8
= PNV8_CHIP(chip
);
987 Error
*local_err
= NULL
;
989 PnvCPUState
*pnv_cpu
= pnv_cpu_state(cpu
);
991 obj
= icp_create(OBJECT(cpu
), TYPE_PNV_ICP
, chip8
->xics
, &local_err
);
993 error_propagate(errp
, local_err
);
1001 static void pnv_chip_power8_intc_reset(PnvChip
*chip
, PowerPCCPU
*cpu
)
1003 PnvCPUState
*pnv_cpu
= pnv_cpu_state(cpu
);
1005 icp_reset(ICP(pnv_cpu
->intc
));
1008 static void pnv_chip_power8_intc_destroy(PnvChip
*chip
, PowerPCCPU
*cpu
)
1010 PnvCPUState
*pnv_cpu
= pnv_cpu_state(cpu
);
1012 icp_destroy(ICP(pnv_cpu
->intc
));
1013 pnv_cpu
->intc
= NULL
;
1016 static void pnv_chip_power8_intc_print_info(PnvChip
*chip
, PowerPCCPU
*cpu
,
1019 icp_pic_print_info(ICP(pnv_cpu_state(cpu
)->intc
), mon
);
1023 * 0:48 Reserved - Read as zeroes
1026 * 56 Reserved - Read as zero
1030 * We only care about the lower bits. uint32_t is fine for the moment.
1032 static uint32_t pnv_chip_core_pir_p9(PnvChip
*chip
, uint32_t core_id
)
1034 return (chip
->chip_id
<< 8) | (core_id
<< 2);
1037 static uint32_t pnv_chip_core_pir_p10(PnvChip
*chip
, uint32_t core_id
)
1039 return (chip
->chip_id
<< 8) | (core_id
<< 2);
1042 static void pnv_chip_power9_intc_create(PnvChip
*chip
, PowerPCCPU
*cpu
,
1045 Pnv9Chip
*chip9
= PNV9_CHIP(chip
);
1046 Error
*local_err
= NULL
;
1048 PnvCPUState
*pnv_cpu
= pnv_cpu_state(cpu
);
1051 * The core creates its interrupt presenter but the XIVE interrupt
1052 * controller object is initialized afterwards. Hopefully, it's
1053 * only used at runtime.
1055 obj
= xive_tctx_create(OBJECT(cpu
), XIVE_PRESENTER(&chip9
->xive
),
1058 error_propagate(errp
, local_err
);
1062 pnv_cpu
->intc
= obj
;
1065 static void pnv_chip_power9_intc_reset(PnvChip
*chip
, PowerPCCPU
*cpu
)
1067 PnvCPUState
*pnv_cpu
= pnv_cpu_state(cpu
);
1069 xive_tctx_reset(XIVE_TCTX(pnv_cpu
->intc
));
1072 static void pnv_chip_power9_intc_destroy(PnvChip
*chip
, PowerPCCPU
*cpu
)
1074 PnvCPUState
*pnv_cpu
= pnv_cpu_state(cpu
);
1076 xive_tctx_destroy(XIVE_TCTX(pnv_cpu
->intc
));
1077 pnv_cpu
->intc
= NULL
;
1080 static void pnv_chip_power9_intc_print_info(PnvChip
*chip
, PowerPCCPU
*cpu
,
1083 xive_tctx_pic_print_info(XIVE_TCTX(pnv_cpu_state(cpu
)->intc
), mon
);
1086 static void pnv_chip_power10_intc_create(PnvChip
*chip
, PowerPCCPU
*cpu
,
1089 Pnv10Chip
*chip10
= PNV10_CHIP(chip
);
1090 Error
*local_err
= NULL
;
1092 PnvCPUState
*pnv_cpu
= pnv_cpu_state(cpu
);
1095 * The core creates its interrupt presenter but the XIVE2 interrupt
1096 * controller object is initialized afterwards. Hopefully, it's
1097 * only used at runtime.
1099 obj
= xive_tctx_create(OBJECT(cpu
), XIVE_PRESENTER(&chip10
->xive
),
1102 error_propagate(errp
, local_err
);
1106 pnv_cpu
->intc
= obj
;
1109 static void pnv_chip_power10_intc_reset(PnvChip
*chip
, PowerPCCPU
*cpu
)
1111 PnvCPUState
*pnv_cpu
= pnv_cpu_state(cpu
);
1113 xive_tctx_reset(XIVE_TCTX(pnv_cpu
->intc
));
1116 static void pnv_chip_power10_intc_destroy(PnvChip
*chip
, PowerPCCPU
*cpu
)
1118 PnvCPUState
*pnv_cpu
= pnv_cpu_state(cpu
);
1120 xive_tctx_destroy(XIVE_TCTX(pnv_cpu
->intc
));
1121 pnv_cpu
->intc
= NULL
;
1124 static void pnv_chip_power10_intc_print_info(PnvChip
*chip
, PowerPCCPU
*cpu
,
1127 xive_tctx_pic_print_info(XIVE_TCTX(pnv_cpu_state(cpu
)->intc
), mon
);
1131 * Allowed core identifiers on a POWER8 Processor Chip :
1140 * <EX7,8 reserved> <reserved>
1142 * EX10 - Venice only
1143 * EX11 - Venice only
1149 #define POWER8E_CORE_MASK (0x7070ull)
1150 #define POWER8_CORE_MASK (0x7e7eull)
1153 * POWER9 has 24 cores, ids starting at 0x0
1155 #define POWER9_CORE_MASK (0xffffffffffffffull)
1158 #define POWER10_CORE_MASK (0xffffffffffffffull)
1160 static void pnv_chip_power8_instance_init(Object
*obj
)
1162 Pnv8Chip
*chip8
= PNV8_CHIP(obj
);
1163 PnvChipClass
*pcc
= PNV_CHIP_GET_CLASS(obj
);
1166 object_property_add_link(obj
, "xics", TYPE_XICS_FABRIC
,
1167 (Object
**)&chip8
->xics
,
1168 object_property_allow_set_link
,
1169 OBJ_PROP_LINK_STRONG
);
1171 object_initialize_child(obj
, "psi", &chip8
->psi
, TYPE_PNV8_PSI
);
1173 object_initialize_child(obj
, "lpc", &chip8
->lpc
, TYPE_PNV8_LPC
);
1175 object_initialize_child(obj
, "occ", &chip8
->occ
, TYPE_PNV8_OCC
);
1177 object_initialize_child(obj
, "homer", &chip8
->homer
, TYPE_PNV8_HOMER
);
1179 if (defaults_enabled()) {
1180 chip8
->num_phbs
= pcc
->num_phbs
;
1182 for (i
= 0; i
< chip8
->num_phbs
; i
++) {
1183 Object
*phb
= object_new(TYPE_PNV_PHB
);
1186 * We need the chip to parent the PHB to allow the DT
1187 * to build correctly (via pnv_xscom_dt()).
1189 * TODO: the PHB should be parented by a PEC device that, at
1190 * this moment, is not modelled powernv8/phb3.
1192 object_property_add_child(obj
, "phb[*]", phb
);
1193 chip8
->phbs
[i
] = PNV_PHB(phb
);
1199 static void pnv_chip_icp_realize(Pnv8Chip
*chip8
, Error
**errp
)
1201 PnvChip
*chip
= PNV_CHIP(chip8
);
1202 PnvChipClass
*pcc
= PNV_CHIP_GET_CLASS(chip
);
1206 name
= g_strdup_printf("icp-%x", chip
->chip_id
);
1207 memory_region_init(&chip8
->icp_mmio
, OBJECT(chip
), name
, PNV_ICP_SIZE
);
1208 sysbus_init_mmio(SYS_BUS_DEVICE(chip
), &chip8
->icp_mmio
);
1211 sysbus_mmio_map(SYS_BUS_DEVICE(chip
), 1, PNV_ICP_BASE(chip
));
1213 /* Map the ICP registers for each thread */
1214 for (i
= 0; i
< chip
->nr_cores
; i
++) {
1215 PnvCore
*pnv_core
= chip
->cores
[i
];
1216 int core_hwid
= CPU_CORE(pnv_core
)->core_id
;
1218 for (j
= 0; j
< CPU_CORE(pnv_core
)->nr_threads
; j
++) {
1219 uint32_t pir
= pcc
->core_pir(chip
, core_hwid
) + j
;
1220 PnvICPState
*icp
= PNV_ICP(xics_icp_get(chip8
->xics
, pir
));
1222 memory_region_add_subregion(&chip8
->icp_mmio
, pir
<< 12,
1228 static void pnv_chip_power8_realize(DeviceState
*dev
, Error
**errp
)
1230 PnvChipClass
*pcc
= PNV_CHIP_GET_CLASS(dev
);
1231 PnvChip
*chip
= PNV_CHIP(dev
);
1232 Pnv8Chip
*chip8
= PNV8_CHIP(dev
);
1233 Pnv8Psi
*psi8
= &chip8
->psi
;
1234 Error
*local_err
= NULL
;
1237 assert(chip8
->xics
);
1239 /* XSCOM bridge is first */
1240 pnv_xscom_realize(chip
, PNV_XSCOM_SIZE
, &local_err
);
1242 error_propagate(errp
, local_err
);
1245 sysbus_mmio_map(SYS_BUS_DEVICE(chip
), 0, PNV_XSCOM_BASE(chip
));
1247 pcc
->parent_realize(dev
, &local_err
);
1249 error_propagate(errp
, local_err
);
1253 /* Processor Service Interface (PSI) Host Bridge */
1254 object_property_set_int(OBJECT(&chip8
->psi
), "bar", PNV_PSIHB_BASE(chip
),
1256 object_property_set_link(OBJECT(&chip8
->psi
), ICS_PROP_XICS
,
1257 OBJECT(chip8
->xics
), &error_abort
);
1258 if (!qdev_realize(DEVICE(&chip8
->psi
), NULL
, errp
)) {
1261 pnv_xscom_add_subregion(chip
, PNV_XSCOM_PSIHB_BASE
,
1262 &PNV_PSI(psi8
)->xscom_regs
);
1264 /* Create LPC controller */
1265 qdev_realize(DEVICE(&chip8
->lpc
), NULL
, &error_fatal
);
1266 pnv_xscom_add_subregion(chip
, PNV_XSCOM_LPC_BASE
, &chip8
->lpc
.xscom_regs
);
1268 chip
->fw_mr
= &chip8
->lpc
.isa_fw
;
1269 chip
->dt_isa_nodename
= g_strdup_printf("/xscom@%" PRIx64
"/isa@%x",
1270 (uint64_t) PNV_XSCOM_BASE(chip
),
1271 PNV_XSCOM_LPC_BASE
);
1274 * Interrupt Management Area. This is the memory region holding
1275 * all the Interrupt Control Presenter (ICP) registers
1277 pnv_chip_icp_realize(chip8
, &local_err
);
1279 error_propagate(errp
, local_err
);
1283 /* Create the simplified OCC model */
1284 if (!qdev_realize(DEVICE(&chip8
->occ
), NULL
, errp
)) {
1287 pnv_xscom_add_subregion(chip
, PNV_XSCOM_OCC_BASE
, &chip8
->occ
.xscom_regs
);
1288 qdev_connect_gpio_out(DEVICE(&chip8
->occ
), 0,
1289 qdev_get_gpio_in(DEVICE(&chip8
->psi
), PSIHB_IRQ_OCC
));
1291 /* OCC SRAM model */
1292 memory_region_add_subregion(get_system_memory(), PNV_OCC_SENSOR_BASE(chip
),
1293 &chip8
->occ
.sram_regs
);
1296 object_property_set_link(OBJECT(&chip8
->homer
), "chip", OBJECT(chip
),
1298 if (!qdev_realize(DEVICE(&chip8
->homer
), NULL
, errp
)) {
1301 /* Homer Xscom region */
1302 pnv_xscom_add_subregion(chip
, PNV_XSCOM_PBA_BASE
, &chip8
->homer
.pba_regs
);
1304 /* Homer mmio region */
1305 memory_region_add_subregion(get_system_memory(), PNV_HOMER_BASE(chip
),
1306 &chip8
->homer
.regs
);
1308 /* PHB controllers */
1309 for (i
= 0; i
< chip8
->num_phbs
; i
++) {
1310 PnvPHB
*phb
= chip8
->phbs
[i
];
1312 object_property_set_int(OBJECT(phb
), "index", i
, &error_fatal
);
1313 object_property_set_int(OBJECT(phb
), "chip-id", chip
->chip_id
,
1315 object_property_set_link(OBJECT(phb
), "chip", OBJECT(chip
),
1317 if (!sysbus_realize(SYS_BUS_DEVICE(phb
), errp
)) {
1323 static uint32_t pnv_chip_power8_xscom_pcba(PnvChip
*chip
, uint64_t addr
)
1325 addr
&= (PNV_XSCOM_SIZE
- 1);
1326 return ((addr
>> 4) & ~0xfull
) | ((addr
>> 3) & 0xf);
1329 static void pnv_chip_power8e_class_init(ObjectClass
*klass
, void *data
)
1331 DeviceClass
*dc
= DEVICE_CLASS(klass
);
1332 PnvChipClass
*k
= PNV_CHIP_CLASS(klass
);
1334 k
->chip_cfam_id
= 0x221ef04980000000ull
; /* P8 Murano DD2.1 */
1335 k
->cores_mask
= POWER8E_CORE_MASK
;
1337 k
->core_pir
= pnv_chip_core_pir_p8
;
1338 k
->intc_create
= pnv_chip_power8_intc_create
;
1339 k
->intc_reset
= pnv_chip_power8_intc_reset
;
1340 k
->intc_destroy
= pnv_chip_power8_intc_destroy
;
1341 k
->intc_print_info
= pnv_chip_power8_intc_print_info
;
1342 k
->isa_create
= pnv_chip_power8_isa_create
;
1343 k
->dt_populate
= pnv_chip_power8_dt_populate
;
1344 k
->pic_print_info
= pnv_chip_power8_pic_print_info
;
1345 k
->xscom_core_base
= pnv_chip_power8_xscom_core_base
;
1346 k
->xscom_pcba
= pnv_chip_power8_xscom_pcba
;
1347 dc
->desc
= "PowerNV Chip POWER8E";
1349 device_class_set_parent_realize(dc
, pnv_chip_power8_realize
,
1350 &k
->parent_realize
);
1353 static void pnv_chip_power8_class_init(ObjectClass
*klass
, void *data
)
1355 DeviceClass
*dc
= DEVICE_CLASS(klass
);
1356 PnvChipClass
*k
= PNV_CHIP_CLASS(klass
);
1358 k
->chip_cfam_id
= 0x220ea04980000000ull
; /* P8 Venice DD2.0 */
1359 k
->cores_mask
= POWER8_CORE_MASK
;
1361 k
->core_pir
= pnv_chip_core_pir_p8
;
1362 k
->intc_create
= pnv_chip_power8_intc_create
;
1363 k
->intc_reset
= pnv_chip_power8_intc_reset
;
1364 k
->intc_destroy
= pnv_chip_power8_intc_destroy
;
1365 k
->intc_print_info
= pnv_chip_power8_intc_print_info
;
1366 k
->isa_create
= pnv_chip_power8_isa_create
;
1367 k
->dt_populate
= pnv_chip_power8_dt_populate
;
1368 k
->pic_print_info
= pnv_chip_power8_pic_print_info
;
1369 k
->xscom_core_base
= pnv_chip_power8_xscom_core_base
;
1370 k
->xscom_pcba
= pnv_chip_power8_xscom_pcba
;
1371 dc
->desc
= "PowerNV Chip POWER8";
1373 device_class_set_parent_realize(dc
, pnv_chip_power8_realize
,
1374 &k
->parent_realize
);
1377 static void pnv_chip_power8nvl_class_init(ObjectClass
*klass
, void *data
)
1379 DeviceClass
*dc
= DEVICE_CLASS(klass
);
1380 PnvChipClass
*k
= PNV_CHIP_CLASS(klass
);
1382 k
->chip_cfam_id
= 0x120d304980000000ull
; /* P8 Naples DD1.0 */
1383 k
->cores_mask
= POWER8_CORE_MASK
;
1385 k
->core_pir
= pnv_chip_core_pir_p8
;
1386 k
->intc_create
= pnv_chip_power8_intc_create
;
1387 k
->intc_reset
= pnv_chip_power8_intc_reset
;
1388 k
->intc_destroy
= pnv_chip_power8_intc_destroy
;
1389 k
->intc_print_info
= pnv_chip_power8_intc_print_info
;
1390 k
->isa_create
= pnv_chip_power8nvl_isa_create
;
1391 k
->dt_populate
= pnv_chip_power8_dt_populate
;
1392 k
->pic_print_info
= pnv_chip_power8_pic_print_info
;
1393 k
->xscom_core_base
= pnv_chip_power8_xscom_core_base
;
1394 k
->xscom_pcba
= pnv_chip_power8_xscom_pcba
;
1395 dc
->desc
= "PowerNV Chip POWER8NVL";
1397 device_class_set_parent_realize(dc
, pnv_chip_power8_realize
,
1398 &k
->parent_realize
);
1401 static void pnv_chip_power9_instance_init(Object
*obj
)
1403 PnvChip
*chip
= PNV_CHIP(obj
);
1404 Pnv9Chip
*chip9
= PNV9_CHIP(obj
);
1405 PnvChipClass
*pcc
= PNV_CHIP_GET_CLASS(obj
);
1408 object_initialize_child(obj
, "xive", &chip9
->xive
, TYPE_PNV_XIVE
);
1409 object_property_add_alias(obj
, "xive-fabric", OBJECT(&chip9
->xive
),
1412 object_initialize_child(obj
, "psi", &chip9
->psi
, TYPE_PNV9_PSI
);
1414 object_initialize_child(obj
, "lpc", &chip9
->lpc
, TYPE_PNV9_LPC
);
1416 object_initialize_child(obj
, "occ", &chip9
->occ
, TYPE_PNV9_OCC
);
1418 object_initialize_child(obj
, "sbe", &chip9
->sbe
, TYPE_PNV9_SBE
);
1420 object_initialize_child(obj
, "homer", &chip9
->homer
, TYPE_PNV9_HOMER
);
1422 /* Number of PECs is the chip default */
1423 chip
->num_pecs
= pcc
->num_pecs
;
1425 for (i
= 0; i
< chip
->num_pecs
; i
++) {
1426 object_initialize_child(obj
, "pec[*]", &chip9
->pecs
[i
],
1431 static void pnv_chip_quad_realize_one(PnvChip
*chip
, PnvQuad
*eq
,
1436 int core_id
= CPU_CORE(pnv_core
)->core_id
;
1438 snprintf(eq_name
, sizeof(eq_name
), "eq[%d]", core_id
);
1439 object_initialize_child_with_props(OBJECT(chip
), eq_name
, eq
,
1441 &error_fatal
, NULL
);
1443 object_property_set_int(OBJECT(eq
), "quad-id", core_id
, &error_fatal
);
1444 qdev_realize(DEVICE(eq
), NULL
, &error_fatal
);
1447 static void pnv_chip_quad_realize(Pnv9Chip
*chip9
, Error
**errp
)
1449 PnvChip
*chip
= PNV_CHIP(chip9
);
1452 chip9
->nr_quads
= DIV_ROUND_UP(chip
->nr_cores
, 4);
1453 chip9
->quads
= g_new0(PnvQuad
, chip9
->nr_quads
);
1455 for (i
= 0; i
< chip9
->nr_quads
; i
++) {
1456 PnvQuad
*eq
= &chip9
->quads
[i
];
1458 pnv_chip_quad_realize_one(chip
, eq
, chip
->cores
[i
* 4],
1459 PNV_QUAD_TYPE_NAME("power9"));
1461 pnv_xscom_add_subregion(chip
, PNV9_XSCOM_EQ_BASE(eq
->quad_id
),
1466 static void pnv_chip_power9_pec_realize(PnvChip
*chip
, Error
**errp
)
1468 Pnv9Chip
*chip9
= PNV9_CHIP(chip
);
1471 for (i
= 0; i
< chip
->num_pecs
; i
++) {
1472 PnvPhb4PecState
*pec
= &chip9
->pecs
[i
];
1473 PnvPhb4PecClass
*pecc
= PNV_PHB4_PEC_GET_CLASS(pec
);
1474 uint32_t pec_nest_base
;
1475 uint32_t pec_pci_base
;
1477 object_property_set_int(OBJECT(pec
), "index", i
, &error_fatal
);
1478 object_property_set_int(OBJECT(pec
), "chip-id", chip
->chip_id
,
1480 object_property_set_link(OBJECT(pec
), "chip", OBJECT(chip
),
1482 if (!qdev_realize(DEVICE(pec
), NULL
, errp
)) {
1486 pec_nest_base
= pecc
->xscom_nest_base(pec
);
1487 pec_pci_base
= pecc
->xscom_pci_base(pec
);
1489 pnv_xscom_add_subregion(chip
, pec_nest_base
, &pec
->nest_regs_mr
);
1490 pnv_xscom_add_subregion(chip
, pec_pci_base
, &pec
->pci_regs_mr
);
1494 static void pnv_chip_power9_realize(DeviceState
*dev
, Error
**errp
)
1496 PnvChipClass
*pcc
= PNV_CHIP_GET_CLASS(dev
);
1497 Pnv9Chip
*chip9
= PNV9_CHIP(dev
);
1498 PnvChip
*chip
= PNV_CHIP(dev
);
1499 Pnv9Psi
*psi9
= &chip9
->psi
;
1500 Error
*local_err
= NULL
;
1502 /* XSCOM bridge is first */
1503 pnv_xscom_realize(chip
, PNV9_XSCOM_SIZE
, &local_err
);
1505 error_propagate(errp
, local_err
);
1508 sysbus_mmio_map(SYS_BUS_DEVICE(chip
), 0, PNV9_XSCOM_BASE(chip
));
1510 pcc
->parent_realize(dev
, &local_err
);
1512 error_propagate(errp
, local_err
);
1516 pnv_chip_quad_realize(chip9
, &local_err
);
1518 error_propagate(errp
, local_err
);
1522 /* XIVE interrupt controller (POWER9) */
1523 object_property_set_int(OBJECT(&chip9
->xive
), "ic-bar",
1524 PNV9_XIVE_IC_BASE(chip
), &error_fatal
);
1525 object_property_set_int(OBJECT(&chip9
->xive
), "vc-bar",
1526 PNV9_XIVE_VC_BASE(chip
), &error_fatal
);
1527 object_property_set_int(OBJECT(&chip9
->xive
), "pc-bar",
1528 PNV9_XIVE_PC_BASE(chip
), &error_fatal
);
1529 object_property_set_int(OBJECT(&chip9
->xive
), "tm-bar",
1530 PNV9_XIVE_TM_BASE(chip
), &error_fatal
);
1531 object_property_set_link(OBJECT(&chip9
->xive
), "chip", OBJECT(chip
),
1533 if (!sysbus_realize(SYS_BUS_DEVICE(&chip9
->xive
), errp
)) {
1536 pnv_xscom_add_subregion(chip
, PNV9_XSCOM_XIVE_BASE
,
1537 &chip9
->xive
.xscom_regs
);
1539 /* Processor Service Interface (PSI) Host Bridge */
1540 object_property_set_int(OBJECT(&chip9
->psi
), "bar", PNV9_PSIHB_BASE(chip
),
1542 /* This is the only device with 4k ESB pages */
1543 object_property_set_int(OBJECT(&chip9
->psi
), "shift", XIVE_ESB_4K
,
1545 if (!qdev_realize(DEVICE(&chip9
->psi
), NULL
, errp
)) {
1548 pnv_xscom_add_subregion(chip
, PNV9_XSCOM_PSIHB_BASE
,
1549 &PNV_PSI(psi9
)->xscom_regs
);
1552 if (!qdev_realize(DEVICE(&chip9
->lpc
), NULL
, errp
)) {
1555 memory_region_add_subregion(get_system_memory(), PNV9_LPCM_BASE(chip
),
1556 &chip9
->lpc
.xscom_regs
);
1558 chip
->fw_mr
= &chip9
->lpc
.isa_fw
;
1559 chip
->dt_isa_nodename
= g_strdup_printf("/lpcm-opb@%" PRIx64
"/lpc@0",
1560 (uint64_t) PNV9_LPCM_BASE(chip
));
1562 /* Create the simplified OCC model */
1563 if (!qdev_realize(DEVICE(&chip9
->occ
), NULL
, errp
)) {
1566 pnv_xscom_add_subregion(chip
, PNV9_XSCOM_OCC_BASE
, &chip9
->occ
.xscom_regs
);
1567 qdev_connect_gpio_out(DEVICE(&chip9
->occ
), 0, qdev_get_gpio_in(
1568 DEVICE(&chip9
->psi
), PSIHB9_IRQ_OCC
));
1570 /* OCC SRAM model */
1571 memory_region_add_subregion(get_system_memory(), PNV9_OCC_SENSOR_BASE(chip
),
1572 &chip9
->occ
.sram_regs
);
1575 if (!qdev_realize(DEVICE(&chip9
->sbe
), NULL
, errp
)) {
1578 pnv_xscom_add_subregion(chip
, PNV9_XSCOM_SBE_CTRL_BASE
,
1579 &chip9
->sbe
.xscom_ctrl_regs
);
1580 pnv_xscom_add_subregion(chip
, PNV9_XSCOM_SBE_MBOX_BASE
,
1581 &chip9
->sbe
.xscom_mbox_regs
);
1582 qdev_connect_gpio_out(DEVICE(&chip9
->sbe
), 0, qdev_get_gpio_in(
1583 DEVICE(&chip9
->psi
), PSIHB9_IRQ_PSU
));
1586 object_property_set_link(OBJECT(&chip9
->homer
), "chip", OBJECT(chip
),
1588 if (!qdev_realize(DEVICE(&chip9
->homer
), NULL
, errp
)) {
1591 /* Homer Xscom region */
1592 pnv_xscom_add_subregion(chip
, PNV9_XSCOM_PBA_BASE
, &chip9
->homer
.pba_regs
);
1594 /* Homer mmio region */
1595 memory_region_add_subregion(get_system_memory(), PNV9_HOMER_BASE(chip
),
1596 &chip9
->homer
.regs
);
1599 pnv_chip_power9_pec_realize(chip
, &local_err
);
1601 error_propagate(errp
, local_err
);
1606 static uint32_t pnv_chip_power9_xscom_pcba(PnvChip
*chip
, uint64_t addr
)
1608 addr
&= (PNV9_XSCOM_SIZE
- 1);
1612 static void pnv_chip_power9_class_init(ObjectClass
*klass
, void *data
)
1614 DeviceClass
*dc
= DEVICE_CLASS(klass
);
1615 PnvChipClass
*k
= PNV_CHIP_CLASS(klass
);
1617 k
->chip_cfam_id
= 0x220d104900008000ull
; /* P9 Nimbus DD2.0 */
1618 k
->cores_mask
= POWER9_CORE_MASK
;
1619 k
->core_pir
= pnv_chip_core_pir_p9
;
1620 k
->intc_create
= pnv_chip_power9_intc_create
;
1621 k
->intc_reset
= pnv_chip_power9_intc_reset
;
1622 k
->intc_destroy
= pnv_chip_power9_intc_destroy
;
1623 k
->intc_print_info
= pnv_chip_power9_intc_print_info
;
1624 k
->isa_create
= pnv_chip_power9_isa_create
;
1625 k
->dt_populate
= pnv_chip_power9_dt_populate
;
1626 k
->pic_print_info
= pnv_chip_power9_pic_print_info
;
1627 k
->xscom_core_base
= pnv_chip_power9_xscom_core_base
;
1628 k
->xscom_pcba
= pnv_chip_power9_xscom_pcba
;
1629 dc
->desc
= "PowerNV Chip POWER9";
1630 k
->num_pecs
= PNV9_CHIP_MAX_PEC
;
1632 device_class_set_parent_realize(dc
, pnv_chip_power9_realize
,
1633 &k
->parent_realize
);
1636 static void pnv_chip_power10_instance_init(Object
*obj
)
1638 PnvChip
*chip
= PNV_CHIP(obj
);
1639 Pnv10Chip
*chip10
= PNV10_CHIP(obj
);
1640 PnvChipClass
*pcc
= PNV_CHIP_GET_CLASS(obj
);
1643 object_initialize_child(obj
, "xive", &chip10
->xive
, TYPE_PNV_XIVE2
);
1644 object_property_add_alias(obj
, "xive-fabric", OBJECT(&chip10
->xive
),
1646 object_initialize_child(obj
, "psi", &chip10
->psi
, TYPE_PNV10_PSI
);
1647 object_initialize_child(obj
, "lpc", &chip10
->lpc
, TYPE_PNV10_LPC
);
1648 object_initialize_child(obj
, "occ", &chip10
->occ
, TYPE_PNV10_OCC
);
1649 object_initialize_child(obj
, "sbe", &chip10
->sbe
, TYPE_PNV10_SBE
);
1650 object_initialize_child(obj
, "homer", &chip10
->homer
, TYPE_PNV10_HOMER
);
1652 chip
->num_pecs
= pcc
->num_pecs
;
1654 for (i
= 0; i
< chip
->num_pecs
; i
++) {
1655 object_initialize_child(obj
, "pec[*]", &chip10
->pecs
[i
],
1660 static void pnv_chip_power10_quad_realize(Pnv10Chip
*chip10
, Error
**errp
)
1662 PnvChip
*chip
= PNV_CHIP(chip10
);
1665 chip10
->nr_quads
= DIV_ROUND_UP(chip
->nr_cores
, 4);
1666 chip10
->quads
= g_new0(PnvQuad
, chip10
->nr_quads
);
1668 for (i
= 0; i
< chip10
->nr_quads
; i
++) {
1669 PnvQuad
*eq
= &chip10
->quads
[i
];
1671 pnv_chip_quad_realize_one(chip
, eq
, chip
->cores
[i
* 4],
1672 PNV_QUAD_TYPE_NAME("power10"));
1674 pnv_xscom_add_subregion(chip
, PNV10_XSCOM_EQ_BASE(eq
->quad_id
),
1679 static void pnv_chip_power10_phb_realize(PnvChip
*chip
, Error
**errp
)
1681 Pnv10Chip
*chip10
= PNV10_CHIP(chip
);
1684 for (i
= 0; i
< chip
->num_pecs
; i
++) {
1685 PnvPhb4PecState
*pec
= &chip10
->pecs
[i
];
1686 PnvPhb4PecClass
*pecc
= PNV_PHB4_PEC_GET_CLASS(pec
);
1687 uint32_t pec_nest_base
;
1688 uint32_t pec_pci_base
;
1690 object_property_set_int(OBJECT(pec
), "index", i
, &error_fatal
);
1691 object_property_set_int(OBJECT(pec
), "chip-id", chip
->chip_id
,
1693 object_property_set_link(OBJECT(pec
), "chip", OBJECT(chip
),
1695 if (!qdev_realize(DEVICE(pec
), NULL
, errp
)) {
1699 pec_nest_base
= pecc
->xscom_nest_base(pec
);
1700 pec_pci_base
= pecc
->xscom_pci_base(pec
);
1702 pnv_xscom_add_subregion(chip
, pec_nest_base
, &pec
->nest_regs_mr
);
1703 pnv_xscom_add_subregion(chip
, pec_pci_base
, &pec
->pci_regs_mr
);
1707 static void pnv_chip_power10_realize(DeviceState
*dev
, Error
**errp
)
1709 PnvChipClass
*pcc
= PNV_CHIP_GET_CLASS(dev
);
1710 PnvChip
*chip
= PNV_CHIP(dev
);
1711 Pnv10Chip
*chip10
= PNV10_CHIP(dev
);
1712 Error
*local_err
= NULL
;
1714 /* XSCOM bridge is first */
1715 pnv_xscom_realize(chip
, PNV10_XSCOM_SIZE
, &local_err
);
1717 error_propagate(errp
, local_err
);
1720 sysbus_mmio_map(SYS_BUS_DEVICE(chip
), 0, PNV10_XSCOM_BASE(chip
));
1722 pcc
->parent_realize(dev
, &local_err
);
1724 error_propagate(errp
, local_err
);
1728 pnv_chip_power10_quad_realize(chip10
, &local_err
);
1730 error_propagate(errp
, local_err
);
1734 /* XIVE2 interrupt controller (POWER10) */
1735 object_property_set_int(OBJECT(&chip10
->xive
), "ic-bar",
1736 PNV10_XIVE2_IC_BASE(chip
), &error_fatal
);
1737 object_property_set_int(OBJECT(&chip10
->xive
), "esb-bar",
1738 PNV10_XIVE2_ESB_BASE(chip
), &error_fatal
);
1739 object_property_set_int(OBJECT(&chip10
->xive
), "end-bar",
1740 PNV10_XIVE2_END_BASE(chip
), &error_fatal
);
1741 object_property_set_int(OBJECT(&chip10
->xive
), "nvpg-bar",
1742 PNV10_XIVE2_NVPG_BASE(chip
), &error_fatal
);
1743 object_property_set_int(OBJECT(&chip10
->xive
), "nvc-bar",
1744 PNV10_XIVE2_NVC_BASE(chip
), &error_fatal
);
1745 object_property_set_int(OBJECT(&chip10
->xive
), "tm-bar",
1746 PNV10_XIVE2_TM_BASE(chip
), &error_fatal
);
1747 object_property_set_link(OBJECT(&chip10
->xive
), "chip", OBJECT(chip
),
1749 if (!sysbus_realize(SYS_BUS_DEVICE(&chip10
->xive
), errp
)) {
1752 pnv_xscom_add_subregion(chip
, PNV10_XSCOM_XIVE2_BASE
,
1753 &chip10
->xive
.xscom_regs
);
1755 /* Processor Service Interface (PSI) Host Bridge */
1756 object_property_set_int(OBJECT(&chip10
->psi
), "bar",
1757 PNV10_PSIHB_BASE(chip
), &error_fatal
);
1758 /* PSI can now be configured to use 64k ESB pages on POWER10 */
1759 object_property_set_int(OBJECT(&chip10
->psi
), "shift", XIVE_ESB_64K
,
1761 if (!qdev_realize(DEVICE(&chip10
->psi
), NULL
, errp
)) {
1764 pnv_xscom_add_subregion(chip
, PNV10_XSCOM_PSIHB_BASE
,
1765 &PNV_PSI(&chip10
->psi
)->xscom_regs
);
1768 if (!qdev_realize(DEVICE(&chip10
->lpc
), NULL
, errp
)) {
1771 memory_region_add_subregion(get_system_memory(), PNV10_LPCM_BASE(chip
),
1772 &chip10
->lpc
.xscom_regs
);
1774 chip
->fw_mr
= &chip10
->lpc
.isa_fw
;
1775 chip
->dt_isa_nodename
= g_strdup_printf("/lpcm-opb@%" PRIx64
"/lpc@0",
1776 (uint64_t) PNV10_LPCM_BASE(chip
));
1778 /* Create the simplified OCC model */
1779 if (!qdev_realize(DEVICE(&chip10
->occ
), NULL
, errp
)) {
1782 pnv_xscom_add_subregion(chip
, PNV10_XSCOM_OCC_BASE
,
1783 &chip10
->occ
.xscom_regs
);
1784 qdev_connect_gpio_out(DEVICE(&chip10
->occ
), 0, qdev_get_gpio_in(
1785 DEVICE(&chip10
->psi
), PSIHB9_IRQ_OCC
));
1787 /* OCC SRAM model */
1788 memory_region_add_subregion(get_system_memory(),
1789 PNV10_OCC_SENSOR_BASE(chip
),
1790 &chip10
->occ
.sram_regs
);
1793 if (!qdev_realize(DEVICE(&chip10
->sbe
), NULL
, errp
)) {
1796 pnv_xscom_add_subregion(chip
, PNV10_XSCOM_SBE_CTRL_BASE
,
1797 &chip10
->sbe
.xscom_ctrl_regs
);
1798 pnv_xscom_add_subregion(chip
, PNV10_XSCOM_SBE_MBOX_BASE
,
1799 &chip10
->sbe
.xscom_mbox_regs
);
1800 qdev_connect_gpio_out(DEVICE(&chip10
->sbe
), 0, qdev_get_gpio_in(
1801 DEVICE(&chip10
->psi
), PSIHB9_IRQ_PSU
));
1804 object_property_set_link(OBJECT(&chip10
->homer
), "chip", OBJECT(chip
),
1806 if (!qdev_realize(DEVICE(&chip10
->homer
), NULL
, errp
)) {
1809 /* Homer Xscom region */
1810 pnv_xscom_add_subregion(chip
, PNV10_XSCOM_PBA_BASE
,
1811 &chip10
->homer
.pba_regs
);
1813 /* Homer mmio region */
1814 memory_region_add_subregion(get_system_memory(), PNV10_HOMER_BASE(chip
),
1815 &chip10
->homer
.regs
);
1818 pnv_chip_power10_phb_realize(chip
, &local_err
);
1820 error_propagate(errp
, local_err
);
1825 static uint32_t pnv_chip_power10_xscom_pcba(PnvChip
*chip
, uint64_t addr
)
1827 addr
&= (PNV10_XSCOM_SIZE
- 1);
1831 static void pnv_chip_power10_class_init(ObjectClass
*klass
, void *data
)
1833 DeviceClass
*dc
= DEVICE_CLASS(klass
);
1834 PnvChipClass
*k
= PNV_CHIP_CLASS(klass
);
1836 k
->chip_cfam_id
= 0x120da04900008000ull
; /* P10 DD1.0 (with NX) */
1837 k
->cores_mask
= POWER10_CORE_MASK
;
1838 k
->core_pir
= pnv_chip_core_pir_p10
;
1839 k
->intc_create
= pnv_chip_power10_intc_create
;
1840 k
->intc_reset
= pnv_chip_power10_intc_reset
;
1841 k
->intc_destroy
= pnv_chip_power10_intc_destroy
;
1842 k
->intc_print_info
= pnv_chip_power10_intc_print_info
;
1843 k
->isa_create
= pnv_chip_power10_isa_create
;
1844 k
->dt_populate
= pnv_chip_power10_dt_populate
;
1845 k
->pic_print_info
= pnv_chip_power10_pic_print_info
;
1846 k
->xscom_core_base
= pnv_chip_power10_xscom_core_base
;
1847 k
->xscom_pcba
= pnv_chip_power10_xscom_pcba
;
1848 dc
->desc
= "PowerNV Chip POWER10";
1849 k
->num_pecs
= PNV10_CHIP_MAX_PEC
;
1851 device_class_set_parent_realize(dc
, pnv_chip_power10_realize
,
1852 &k
->parent_realize
);
1855 static void pnv_chip_core_sanitize(PnvChip
*chip
, Error
**errp
)
1857 PnvChipClass
*pcc
= PNV_CHIP_GET_CLASS(chip
);
1861 * No custom mask for this chip, let's use the default one from *
1864 if (!chip
->cores_mask
) {
1865 chip
->cores_mask
= pcc
->cores_mask
;
1868 /* filter alien core ids ! some are reserved */
1869 if ((chip
->cores_mask
& pcc
->cores_mask
) != chip
->cores_mask
) {
1870 error_setg(errp
, "warning: invalid core mask for chip Ox%"PRIx64
" !",
1874 chip
->cores_mask
&= pcc
->cores_mask
;
1876 /* now that we have a sane layout, let check the number of cores */
1877 cores_max
= ctpop64(chip
->cores_mask
);
1878 if (chip
->nr_cores
> cores_max
) {
1879 error_setg(errp
, "warning: too many cores for chip ! Limit is %d",
1885 static void pnv_chip_core_realize(PnvChip
*chip
, Error
**errp
)
1887 Error
*error
= NULL
;
1888 PnvChipClass
*pcc
= PNV_CHIP_GET_CLASS(chip
);
1889 const char *typename
= pnv_chip_core_typename(chip
);
1891 PnvMachineState
*pnv
= PNV_MACHINE(qdev_get_machine());
1893 if (!object_class_by_name(typename
)) {
1894 error_setg(errp
, "Unable to find PowerNV CPU Core '%s'", typename
);
1899 pnv_chip_core_sanitize(chip
, &error
);
1901 error_propagate(errp
, error
);
1905 chip
->cores
= g_new0(PnvCore
*, chip
->nr_cores
);
1907 for (i
= 0, core_hwid
= 0; (core_hwid
< sizeof(chip
->cores_mask
) * 8)
1908 && (i
< chip
->nr_cores
); core_hwid
++) {
1911 uint64_t xscom_core_base
;
1913 if (!(chip
->cores_mask
& (1ull << core_hwid
))) {
1917 pnv_core
= PNV_CORE(object_new(typename
));
1919 snprintf(core_name
, sizeof(core_name
), "core[%d]", core_hwid
);
1920 object_property_add_child(OBJECT(chip
), core_name
, OBJECT(pnv_core
));
1921 chip
->cores
[i
] = pnv_core
;
1922 object_property_set_int(OBJECT(pnv_core
), "nr-threads",
1923 chip
->nr_threads
, &error_fatal
);
1924 object_property_set_int(OBJECT(pnv_core
), CPU_CORE_PROP_CORE_ID
,
1925 core_hwid
, &error_fatal
);
1926 object_property_set_int(OBJECT(pnv_core
), "pir",
1927 pcc
->core_pir(chip
, core_hwid
), &error_fatal
);
1928 object_property_set_int(OBJECT(pnv_core
), "hrmor", pnv
->fw_load_addr
,
1930 object_property_set_link(OBJECT(pnv_core
), "chip", OBJECT(chip
),
1932 qdev_realize(DEVICE(pnv_core
), NULL
, &error_fatal
);
1934 /* Each core has an XSCOM MMIO region */
1935 xscom_core_base
= pcc
->xscom_core_base(chip
, core_hwid
);
1937 pnv_xscom_add_subregion(chip
, xscom_core_base
,
1938 &pnv_core
->xscom_regs
);
1943 static void pnv_chip_realize(DeviceState
*dev
, Error
**errp
)
1945 PnvChip
*chip
= PNV_CHIP(dev
);
1946 Error
*error
= NULL
;
1949 pnv_chip_core_realize(chip
, &error
);
1951 error_propagate(errp
, error
);
1956 static Property pnv_chip_properties
[] = {
1957 DEFINE_PROP_UINT32("chip-id", PnvChip
, chip_id
, 0),
1958 DEFINE_PROP_UINT64("ram-start", PnvChip
, ram_start
, 0),
1959 DEFINE_PROP_UINT64("ram-size", PnvChip
, ram_size
, 0),
1960 DEFINE_PROP_UINT32("nr-cores", PnvChip
, nr_cores
, 1),
1961 DEFINE_PROP_UINT64("cores-mask", PnvChip
, cores_mask
, 0x0),
1962 DEFINE_PROP_UINT32("nr-threads", PnvChip
, nr_threads
, 1),
1963 DEFINE_PROP_END_OF_LIST(),
1966 static void pnv_chip_class_init(ObjectClass
*klass
, void *data
)
1968 DeviceClass
*dc
= DEVICE_CLASS(klass
);
1970 set_bit(DEVICE_CATEGORY_CPU
, dc
->categories
);
1971 dc
->realize
= pnv_chip_realize
;
1972 device_class_set_props(dc
, pnv_chip_properties
);
1973 dc
->desc
= "PowerNV Chip";
1976 PowerPCCPU
*pnv_chip_find_cpu(PnvChip
*chip
, uint32_t pir
)
1980 for (i
= 0; i
< chip
->nr_cores
; i
++) {
1981 PnvCore
*pc
= chip
->cores
[i
];
1982 CPUCore
*cc
= CPU_CORE(pc
);
1984 for (j
= 0; j
< cc
->nr_threads
; j
++) {
1985 if (ppc_cpu_pir(pc
->threads
[j
]) == pir
) {
1986 return pc
->threads
[j
];
1993 static ICSState
*pnv_ics_get(XICSFabric
*xi
, int irq
)
1995 PnvMachineState
*pnv
= PNV_MACHINE(xi
);
1998 for (i
= 0; i
< pnv
->num_chips
; i
++) {
1999 Pnv8Chip
*chip8
= PNV8_CHIP(pnv
->chips
[i
]);
2001 if (ics_valid_irq(&chip8
->psi
.ics
, irq
)) {
2002 return &chip8
->psi
.ics
;
2005 for (j
= 0; j
< chip8
->num_phbs
; j
++) {
2006 PnvPHB
*phb
= chip8
->phbs
[j
];
2007 PnvPHB3
*phb3
= PNV_PHB3(phb
->backend
);
2009 if (ics_valid_irq(&phb3
->lsis
, irq
)) {
2013 if (ics_valid_irq(ICS(&phb3
->msis
), irq
)) {
2014 return ICS(&phb3
->msis
);
2021 PnvChip
*pnv_get_chip(PnvMachineState
*pnv
, uint32_t chip_id
)
2025 for (i
= 0; i
< pnv
->num_chips
; i
++) {
2026 PnvChip
*chip
= pnv
->chips
[i
];
2027 if (chip
->chip_id
== chip_id
) {
2034 static void pnv_ics_resend(XICSFabric
*xi
)
2036 PnvMachineState
*pnv
= PNV_MACHINE(xi
);
2039 for (i
= 0; i
< pnv
->num_chips
; i
++) {
2040 Pnv8Chip
*chip8
= PNV8_CHIP(pnv
->chips
[i
]);
2042 ics_resend(&chip8
->psi
.ics
);
2044 for (j
= 0; j
< chip8
->num_phbs
; j
++) {
2045 PnvPHB
*phb
= chip8
->phbs
[j
];
2046 PnvPHB3
*phb3
= PNV_PHB3(phb
->backend
);
2048 ics_resend(&phb3
->lsis
);
2049 ics_resend(ICS(&phb3
->msis
));
2054 static ICPState
*pnv_icp_get(XICSFabric
*xi
, int pir
)
2056 PowerPCCPU
*cpu
= ppc_get_vcpu_by_pir(pir
);
2058 return cpu
? ICP(pnv_cpu_state(cpu
)->intc
) : NULL
;
2061 static void pnv_pic_print_info(InterruptStatsProvider
*obj
,
2064 PnvMachineState
*pnv
= PNV_MACHINE(obj
);
2069 PowerPCCPU
*cpu
= POWERPC_CPU(cs
);
2071 /* XXX: loop on each chip/core/thread instead of CPU_FOREACH() */
2072 PNV_CHIP_GET_CLASS(pnv
->chips
[0])->intc_print_info(pnv
->chips
[0], cpu
,
2076 for (i
= 0; i
< pnv
->num_chips
; i
++) {
2077 PNV_CHIP_GET_CLASS(pnv
->chips
[i
])->pic_print_info(pnv
->chips
[i
], mon
);
2081 static int pnv_match_nvt(XiveFabric
*xfb
, uint8_t format
,
2082 uint8_t nvt_blk
, uint32_t nvt_idx
,
2083 bool cam_ignore
, uint8_t priority
,
2084 uint32_t logic_serv
,
2085 XiveTCTXMatch
*match
)
2087 PnvMachineState
*pnv
= PNV_MACHINE(xfb
);
2088 int total_count
= 0;
2091 for (i
= 0; i
< pnv
->num_chips
; i
++) {
2092 Pnv9Chip
*chip9
= PNV9_CHIP(pnv
->chips
[i
]);
2093 XivePresenter
*xptr
= XIVE_PRESENTER(&chip9
->xive
);
2094 XivePresenterClass
*xpc
= XIVE_PRESENTER_GET_CLASS(xptr
);
2097 count
= xpc
->match_nvt(xptr
, format
, nvt_blk
, nvt_idx
, cam_ignore
,
2098 priority
, logic_serv
, match
);
2104 total_count
+= count
;
2110 static int pnv10_xive_match_nvt(XiveFabric
*xfb
, uint8_t format
,
2111 uint8_t nvt_blk
, uint32_t nvt_idx
,
2112 bool cam_ignore
, uint8_t priority
,
2113 uint32_t logic_serv
,
2114 XiveTCTXMatch
*match
)
2116 PnvMachineState
*pnv
= PNV_MACHINE(xfb
);
2117 int total_count
= 0;
2120 for (i
= 0; i
< pnv
->num_chips
; i
++) {
2121 Pnv10Chip
*chip10
= PNV10_CHIP(pnv
->chips
[i
]);
2122 XivePresenter
*xptr
= XIVE_PRESENTER(&chip10
->xive
);
2123 XivePresenterClass
*xpc
= XIVE_PRESENTER_GET_CLASS(xptr
);
2126 count
= xpc
->match_nvt(xptr
, format
, nvt_blk
, nvt_idx
, cam_ignore
,
2127 priority
, logic_serv
, match
);
2133 total_count
+= count
;
2139 static void pnv_machine_power8_class_init(ObjectClass
*oc
, void *data
)
2141 MachineClass
*mc
= MACHINE_CLASS(oc
);
2142 XICSFabricClass
*xic
= XICS_FABRIC_CLASS(oc
);
2143 PnvMachineClass
*pmc
= PNV_MACHINE_CLASS(oc
);
2144 static const char compat
[] = "qemu,powernv8\0qemu,powernv\0ibm,powernv";
2146 static GlobalProperty phb_compat
[] = {
2147 { TYPE_PNV_PHB
, "version", "3" },
2148 { TYPE_PNV_PHB_ROOT_PORT
, "version", "3" },
2151 mc
->desc
= "IBM PowerNV (Non-Virtualized) POWER8";
2152 mc
->default_cpu_type
= POWERPC_CPU_TYPE_NAME("power8_v2.0");
2153 compat_props_add(mc
->compat_props
, phb_compat
, G_N_ELEMENTS(phb_compat
));
2155 xic
->icp_get
= pnv_icp_get
;
2156 xic
->ics_get
= pnv_ics_get
;
2157 xic
->ics_resend
= pnv_ics_resend
;
2159 pmc
->compat
= compat
;
2160 pmc
->compat_size
= sizeof(compat
);
2162 machine_class_allow_dynamic_sysbus_dev(mc
, TYPE_PNV_PHB
);
2165 static void pnv_machine_power9_class_init(ObjectClass
*oc
, void *data
)
2167 MachineClass
*mc
= MACHINE_CLASS(oc
);
2168 XiveFabricClass
*xfc
= XIVE_FABRIC_CLASS(oc
);
2169 PnvMachineClass
*pmc
= PNV_MACHINE_CLASS(oc
);
2170 static const char compat
[] = "qemu,powernv9\0ibm,powernv";
2172 static GlobalProperty phb_compat
[] = {
2173 { TYPE_PNV_PHB
, "version", "4" },
2174 { TYPE_PNV_PHB_ROOT_PORT
, "version", "4" },
2177 mc
->desc
= "IBM PowerNV (Non-Virtualized) POWER9";
2178 mc
->default_cpu_type
= POWERPC_CPU_TYPE_NAME("power9_v2.2");
2179 compat_props_add(mc
->compat_props
, phb_compat
, G_N_ELEMENTS(phb_compat
));
2181 xfc
->match_nvt
= pnv_match_nvt
;
2183 mc
->alias
= "powernv";
2185 pmc
->compat
= compat
;
2186 pmc
->compat_size
= sizeof(compat
);
2187 pmc
->dt_power_mgt
= pnv_dt_power_mgt
;
2189 machine_class_allow_dynamic_sysbus_dev(mc
, TYPE_PNV_PHB
);
2192 static void pnv_machine_power10_class_init(ObjectClass
*oc
, void *data
)
2194 MachineClass
*mc
= MACHINE_CLASS(oc
);
2195 PnvMachineClass
*pmc
= PNV_MACHINE_CLASS(oc
);
2196 XiveFabricClass
*xfc
= XIVE_FABRIC_CLASS(oc
);
2197 static const char compat
[] = "qemu,powernv10\0ibm,powernv";
2199 static GlobalProperty phb_compat
[] = {
2200 { TYPE_PNV_PHB
, "version", "5" },
2201 { TYPE_PNV_PHB_ROOT_PORT
, "version", "5" },
2204 mc
->desc
= "IBM PowerNV (Non-Virtualized) POWER10";
2205 mc
->default_cpu_type
= POWERPC_CPU_TYPE_NAME("power10_v2.0");
2206 compat_props_add(mc
->compat_props
, phb_compat
, G_N_ELEMENTS(phb_compat
));
2208 pmc
->compat
= compat
;
2209 pmc
->compat_size
= sizeof(compat
);
2210 pmc
->dt_power_mgt
= pnv_dt_power_mgt
;
2212 xfc
->match_nvt
= pnv10_xive_match_nvt
;
2214 machine_class_allow_dynamic_sysbus_dev(mc
, TYPE_PNV_PHB
);
2217 static bool pnv_machine_get_hb(Object
*obj
, Error
**errp
)
2219 PnvMachineState
*pnv
= PNV_MACHINE(obj
);
2221 return !!pnv
->fw_load_addr
;
2224 static void pnv_machine_set_hb(Object
*obj
, bool value
, Error
**errp
)
2226 PnvMachineState
*pnv
= PNV_MACHINE(obj
);
2229 pnv
->fw_load_addr
= 0x8000000;
2233 static void pnv_cpu_do_nmi_on_cpu(CPUState
*cs
, run_on_cpu_data arg
)
2235 PowerPCCPU
*cpu
= POWERPC_CPU(cs
);
2236 CPUPPCState
*env
= &cpu
->env
;
2238 cpu_synchronize_state(cs
);
2239 ppc_cpu_do_system_reset(cs
);
2240 if (env
->spr
[SPR_SRR1
] & SRR1_WAKESTATE
) {
2242 * Power-save wakeups, as indicated by non-zero SRR1[46:47] put the
2243 * wakeup reason in SRR1[42:45], system reset is indicated with 0b0100
2246 if (!(env
->spr
[SPR_SRR1
] & SRR1_WAKERESET
)) {
2247 warn_report("ppc_cpu_do_system_reset does not set system reset wakeup reason");
2248 env
->spr
[SPR_SRR1
] |= SRR1_WAKERESET
;
2252 * For non-powersave system resets, SRR1[42:45] are defined to be
2253 * implementation-dependent. The POWER9 User Manual specifies that
2254 * an external (SCOM driven, which may come from a BMC nmi command or
2255 * another CPU requesting a NMI IPI) system reset exception should be
2256 * 0b0010 (PPC_BIT(44)).
2258 env
->spr
[SPR_SRR1
] |= SRR1_WAKESCOM
;
2262 static void pnv_nmi(NMIState
*n
, int cpu_index
, Error
**errp
)
2267 async_run_on_cpu(cs
, pnv_cpu_do_nmi_on_cpu
, RUN_ON_CPU_NULL
);
2271 static void pnv_machine_class_init(ObjectClass
*oc
, void *data
)
2273 MachineClass
*mc
= MACHINE_CLASS(oc
);
2274 InterruptStatsProviderClass
*ispc
= INTERRUPT_STATS_PROVIDER_CLASS(oc
);
2275 NMIClass
*nc
= NMI_CLASS(oc
);
2277 mc
->desc
= "IBM PowerNV (Non-Virtualized)";
2278 mc
->init
= pnv_init
;
2279 mc
->reset
= pnv_reset
;
2280 mc
->max_cpus
= MAX_CPUS
;
2281 /* Pnv provides a AHCI device for storage */
2282 mc
->block_default_type
= IF_IDE
;
2283 mc
->no_parallel
= 1;
2284 mc
->default_boot_order
= NULL
;
2286 * RAM defaults to less than 2048 for 32-bit hosts, and large
2287 * enough to fit the maximum initrd size at it's load address
2289 mc
->default_ram_size
= 1 * GiB
;
2290 mc
->default_ram_id
= "pnv.ram";
2291 ispc
->print_info
= pnv_pic_print_info
;
2292 nc
->nmi_monitor_handler
= pnv_nmi
;
2294 object_class_property_add_bool(oc
, "hb-mode",
2295 pnv_machine_get_hb
, pnv_machine_set_hb
);
2296 object_class_property_set_description(oc
, "hb-mode",
2297 "Use a hostboot like boot loader");
2300 #define DEFINE_PNV8_CHIP_TYPE(type, class_initfn) \
2303 .class_init = class_initfn, \
2304 .parent = TYPE_PNV8_CHIP, \
2307 #define DEFINE_PNV9_CHIP_TYPE(type, class_initfn) \
2310 .class_init = class_initfn, \
2311 .parent = TYPE_PNV9_CHIP, \
2314 #define DEFINE_PNV10_CHIP_TYPE(type, class_initfn) \
2317 .class_init = class_initfn, \
2318 .parent = TYPE_PNV10_CHIP, \
2321 static const TypeInfo types
[] = {
2323 .name
= MACHINE_TYPE_NAME("powernv10"),
2324 .parent
= TYPE_PNV_MACHINE
,
2325 .class_init
= pnv_machine_power10_class_init
,
2326 .interfaces
= (InterfaceInfo
[]) {
2327 { TYPE_XIVE_FABRIC
},
2332 .name
= MACHINE_TYPE_NAME("powernv9"),
2333 .parent
= TYPE_PNV_MACHINE
,
2334 .class_init
= pnv_machine_power9_class_init
,
2335 .interfaces
= (InterfaceInfo
[]) {
2336 { TYPE_XIVE_FABRIC
},
2341 .name
= MACHINE_TYPE_NAME("powernv8"),
2342 .parent
= TYPE_PNV_MACHINE
,
2343 .class_init
= pnv_machine_power8_class_init
,
2344 .interfaces
= (InterfaceInfo
[]) {
2345 { TYPE_XICS_FABRIC
},
2350 .name
= TYPE_PNV_MACHINE
,
2351 .parent
= TYPE_MACHINE
,
2353 .instance_size
= sizeof(PnvMachineState
),
2354 .class_init
= pnv_machine_class_init
,
2355 .class_size
= sizeof(PnvMachineClass
),
2356 .interfaces
= (InterfaceInfo
[]) {
2357 { TYPE_INTERRUPT_STATS_PROVIDER
},
2363 .name
= TYPE_PNV_CHIP
,
2364 .parent
= TYPE_SYS_BUS_DEVICE
,
2365 .class_init
= pnv_chip_class_init
,
2366 .instance_size
= sizeof(PnvChip
),
2367 .class_size
= sizeof(PnvChipClass
),
2372 * P10 chip and variants
2375 .name
= TYPE_PNV10_CHIP
,
2376 .parent
= TYPE_PNV_CHIP
,
2377 .instance_init
= pnv_chip_power10_instance_init
,
2378 .instance_size
= sizeof(Pnv10Chip
),
2380 DEFINE_PNV10_CHIP_TYPE(TYPE_PNV_CHIP_POWER10
, pnv_chip_power10_class_init
),
2383 * P9 chip and variants
2386 .name
= TYPE_PNV9_CHIP
,
2387 .parent
= TYPE_PNV_CHIP
,
2388 .instance_init
= pnv_chip_power9_instance_init
,
2389 .instance_size
= sizeof(Pnv9Chip
),
2391 DEFINE_PNV9_CHIP_TYPE(TYPE_PNV_CHIP_POWER9
, pnv_chip_power9_class_init
),
2394 * P8 chip and variants
2397 .name
= TYPE_PNV8_CHIP
,
2398 .parent
= TYPE_PNV_CHIP
,
2399 .instance_init
= pnv_chip_power8_instance_init
,
2400 .instance_size
= sizeof(Pnv8Chip
),
2402 DEFINE_PNV8_CHIP_TYPE(TYPE_PNV_CHIP_POWER8
, pnv_chip_power8_class_init
),
2403 DEFINE_PNV8_CHIP_TYPE(TYPE_PNV_CHIP_POWER8E
, pnv_chip_power8e_class_init
),
2404 DEFINE_PNV8_CHIP_TYPE(TYPE_PNV_CHIP_POWER8NVL
,
2405 pnv_chip_power8nvl_class_init
),