target/mips: Use OPC_MUL instead of OPC__MXU_MUL
[qemu/ar7.git] / docs / system / riscv / 
tree23ecc10e8ed9cffe6642426a12f5ba91af634fad
drwxr-xr-x   ..
-rw-r--r-- 12114 sifive_u.rst