hw/riscv: opentitan: Expose the resetvec as a SoC property
[qemu/ar7.git] / include / 
tree8ddc2fba9973021318b2580ba959b29c51288661
drwxr-xr-x   ..
drwxr-xr-x - authz
drwxr-xr-x - block
drwxr-xr-x - chardev
drwxr-xr-x - crypto
drwxr-xr-x - disas
-rw-r--r-- 69893 elf.h
drwxr-xr-x - exec
drwxr-xr-x - fpu
-rw-r--r-- 4358 glib-compat.h
drwxr-xr-x - hw
drwxr-xr-x - io
drwxr-xr-x - libdecnumber
drwxr-xr-x - migration
drwxr-xr-x - monitor
drwxr-xr-x - net
drwxr-xr-x - qapi
-rw-r--r-- 1691 qemu-io.h
-rw-r--r-- 254 qemu-main.h
drwxr-xr-x - qemu
drwxr-xr-x - qom
drwxr-xr-x - scsi
drwxr-xr-x - semihosting
drwxr-xr-x - standard-headers
drwxr-xr-x - sysemu
drwxr-xr-x - tcg
drwxr-xr-x - ui
drwxr-xr-x - user