hw/misc: Add a model of the Xilinx ZynqMP APU Control