target/avr: CPU class: Add interrupt handling support