| 2020-08-28 | Frank Chang | softfloat: Add fp16 and uint8/int8 conversion functions Signed-off-by: Frank Chang <frank.chang@sifive.com> |
commitcommitdifftree |
| 2020-07-14 | Frank Chang | target/riscv: fix vill bit index in vtype register Signed-off-by: Frank Chang <frank.chang@sifive.com> Message-Id: <20200710104920.13550-5-frank.chang@sifive.com> |
commitcommitdifftree |
| 2020-07-14 | Frank Chang | target/riscv: fix return value of do_opivx_widen() Signed-off-by: Frank Chang <frank.chang@sifive.com> Message-Id: <20200710104920.13550-4-frank.chang@sifive.com> |
commitcommitdifftree |
| 2020-07-14 | Frank Chang | target/riscv: correct the gvec IR called in gen_vec_rsub16_i64() Signed-off-by: Frank Chang <frank.chang@sifive.com> Message-Id: <20200710104920.13550-3-frank.chang@sifive.com> |
commitcommitdifftree |
| 2020-07-14 | Frank Chang | target/riscv: fix rsub gvec tcg_assert_listed_vecop... Signed-off-by: Frank Chang <frank.chang@sifive.com> Message-Id: <20200710104920.13550-2-frank.chang@sifive.com> |
commitcommitdifftree |