target/mips: Update some CP0 registers bit definitions