| commit | c7b1bbc80fc2af17395d3986c346fd2307e57829 | |
| author | Alistair Francis <alistair.francis@wdc.com> | |
| Sat, 1 Feb 2020 01:01:54 +0000 (31 17:01 -0800) | ||
| committer | Palmer Dabbelt <palmerdabbelt@google.com> | |
| Thu, 27 Feb 2020 21:45:29 +0000 (27 13:45 -0800) | ||
| tree | efc0b420295dc152e2d5fa47dfd500a4611d6871 | treesnapshot (tar.gz zip) |
| parent | ef6bb7b62682badefdcb744831510aaa5971684f | commitdiff |
target/riscv: Add the force HS exception mode
Add a FORCE_HS_EXCEP mode to the RISC-V virtulisation status. This bit
specifies if an exeption should be taken to HS mode no matter the
current delegation status. This is used when an exeption must be taken
to HS mode, such as when handling interrupts.
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com>
Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>
Add a FORCE_HS_EXCEP mode to the RISC-V virtulisation status. This bit
specifies if an exeption should be taken to HS mode no matter the
current delegation status. This is used when an exeption must be taken
to HS mode, such as when handling interrupts.
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com>
Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>
| target/riscv/cpu.h | diffblobblamehistory | |
| target/riscv/cpu_bits.h | diffblobblamehistory | |
| target/riscv/cpu_helper.c | diffblobblamehistory |