riscv: sifive_u: Do not create hard-coded phandles in DT
commit382cb4392ff8c3fa911d10da959eb8b0cbee15af
authorBin Meng <bmeng.cn@gmail.com>
Fri, 17 May 2019 15:51:24 +0000 (17 08:51 -0700)
committerPalmer Dabbelt <palmer@sifive.com>
Thu, 27 Jun 2019 09:47:06 +0000 (27 02:47 -0700)
treefbc3fc52acfcc318ee44bc194368d6f4bd71921f
parent2e3df911c5bb8199b72427a36ce68a8fe2decf1f
riscv: sifive_u: Do not create hard-coded phandles in DT

At present the cpu, plic and ethclk nodes' phandles are hard-coded
to 1/2/3 in DT. If we configure more than 1 cpu for the machine,
all cpu nodes' phandles conflict with each other as they are all 1.
Fix it by removing the hardcode.

Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
hw/riscv/sifive_u.c