pc: acpi: memhp: move MHPD.MEJ0 method into SSDT
[qemu/ar7.git] / qom / cpu.c
blobfb80d13a3f491b5a2e283f21b2427ff1e2c6ce5f
1 /*
2 * QEMU CPU model
4 * Copyright (c) 2012-2014 SUSE LINUX Products GmbH
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License
8 * as published by the Free Software Foundation; either version 2
9 * of the License, or (at your option) any later version.
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, see
18 * <http://www.gnu.org/licenses/gpl-2.0.html>
21 #include "qemu-common.h"
22 #include "qom/cpu.h"
23 #include "sysemu/kvm.h"
24 #include "qemu/notify.h"
25 #include "qemu/log.h"
26 #include "qemu/error-report.h"
27 #include "sysemu/sysemu.h"
29 bool cpu_exists(int64_t id)
31 CPUState *cpu;
33 CPU_FOREACH(cpu) {
34 CPUClass *cc = CPU_GET_CLASS(cpu);
36 if (cc->get_arch_id(cpu) == id) {
37 return true;
40 return false;
43 CPUState *cpu_generic_init(const char *typename, const char *cpu_model)
45 char *str, *name, *featurestr;
46 CPUState *cpu;
47 ObjectClass *oc;
48 CPUClass *cc;
49 Error *err = NULL;
51 str = g_strdup(cpu_model);
52 name = strtok(str, ",");
54 oc = cpu_class_by_name(typename, name);
55 if (oc == NULL) {
56 g_free(str);
57 return NULL;
60 cpu = CPU(object_new(object_class_get_name(oc)));
61 cc = CPU_GET_CLASS(cpu);
63 featurestr = strtok(NULL, ",");
64 cc->parse_features(cpu, featurestr, &err);
65 g_free(str);
66 if (err != NULL) {
67 goto out;
70 object_property_set_bool(OBJECT(cpu), true, "realized", &err);
72 out:
73 if (err != NULL) {
74 error_report_err(err);
75 object_unref(OBJECT(cpu));
76 return NULL;
79 return cpu;
82 bool cpu_paging_enabled(const CPUState *cpu)
84 CPUClass *cc = CPU_GET_CLASS(cpu);
86 return cc->get_paging_enabled(cpu);
89 static bool cpu_common_get_paging_enabled(const CPUState *cpu)
91 return false;
94 void cpu_get_memory_mapping(CPUState *cpu, MemoryMappingList *list,
95 Error **errp)
97 CPUClass *cc = CPU_GET_CLASS(cpu);
99 cc->get_memory_mapping(cpu, list, errp);
102 static void cpu_common_get_memory_mapping(CPUState *cpu,
103 MemoryMappingList *list,
104 Error **errp)
106 error_setg(errp, "Obtaining memory mappings is unsupported on this CPU.");
109 void cpu_reset_interrupt(CPUState *cpu, int mask)
111 cpu->interrupt_request &= ~mask;
114 void cpu_exit(CPUState *cpu)
116 cpu->exit_request = 1;
117 /* Ensure cpu_exec will see the exit request after TCG has exited. */
118 smp_wmb();
119 cpu->tcg_exit_req = 1;
122 int cpu_write_elf32_qemunote(WriteCoreDumpFunction f, CPUState *cpu,
123 void *opaque)
125 CPUClass *cc = CPU_GET_CLASS(cpu);
127 return (*cc->write_elf32_qemunote)(f, cpu, opaque);
130 static int cpu_common_write_elf32_qemunote(WriteCoreDumpFunction f,
131 CPUState *cpu, void *opaque)
133 return -1;
136 int cpu_write_elf32_note(WriteCoreDumpFunction f, CPUState *cpu,
137 int cpuid, void *opaque)
139 CPUClass *cc = CPU_GET_CLASS(cpu);
141 return (*cc->write_elf32_note)(f, cpu, cpuid, opaque);
144 static int cpu_common_write_elf32_note(WriteCoreDumpFunction f,
145 CPUState *cpu, int cpuid,
146 void *opaque)
148 return -1;
151 int cpu_write_elf64_qemunote(WriteCoreDumpFunction f, CPUState *cpu,
152 void *opaque)
154 CPUClass *cc = CPU_GET_CLASS(cpu);
156 return (*cc->write_elf64_qemunote)(f, cpu, opaque);
159 static int cpu_common_write_elf64_qemunote(WriteCoreDumpFunction f,
160 CPUState *cpu, void *opaque)
162 return -1;
165 int cpu_write_elf64_note(WriteCoreDumpFunction f, CPUState *cpu,
166 int cpuid, void *opaque)
168 CPUClass *cc = CPU_GET_CLASS(cpu);
170 return (*cc->write_elf64_note)(f, cpu, cpuid, opaque);
173 static int cpu_common_write_elf64_note(WriteCoreDumpFunction f,
174 CPUState *cpu, int cpuid,
175 void *opaque)
177 return -1;
181 static int cpu_common_gdb_read_register(CPUState *cpu, uint8_t *buf, int reg)
183 return 0;
186 static int cpu_common_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg)
188 return 0;
191 bool target_words_bigendian(void);
192 static bool cpu_common_virtio_is_big_endian(CPUState *cpu)
194 return target_words_bigendian();
197 static void cpu_common_noop(CPUState *cpu)
201 static bool cpu_common_exec_interrupt(CPUState *cpu, int int_req)
203 return false;
206 void cpu_dump_state(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
207 int flags)
209 CPUClass *cc = CPU_GET_CLASS(cpu);
211 if (cc->dump_state) {
212 cpu_synchronize_state(cpu);
213 cc->dump_state(cpu, f, cpu_fprintf, flags);
217 void cpu_dump_statistics(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
218 int flags)
220 CPUClass *cc = CPU_GET_CLASS(cpu);
222 if (cc->dump_statistics) {
223 cc->dump_statistics(cpu, f, cpu_fprintf, flags);
227 void cpu_reset(CPUState *cpu)
229 CPUClass *klass = CPU_GET_CLASS(cpu);
231 if (klass->reset != NULL) {
232 (*klass->reset)(cpu);
236 static void cpu_common_reset(CPUState *cpu)
238 CPUClass *cc = CPU_GET_CLASS(cpu);
240 if (qemu_loglevel_mask(CPU_LOG_RESET)) {
241 qemu_log("CPU Reset (CPU %d)\n", cpu->cpu_index);
242 log_cpu_state(cpu, cc->reset_dump_flags);
245 cpu->interrupt_request = 0;
246 cpu->current_tb = NULL;
247 cpu->halted = 0;
248 cpu->mem_io_pc = 0;
249 cpu->mem_io_vaddr = 0;
250 cpu->icount_extra = 0;
251 cpu->icount_decr.u32 = 0;
252 cpu->can_do_io = 1;
253 cpu->exception_index = -1;
254 cpu->crash_occurred = false;
255 memset(cpu->tb_jmp_cache, 0, TB_JMP_CACHE_SIZE * sizeof(void *));
258 static bool cpu_common_has_work(CPUState *cs)
260 return false;
263 ObjectClass *cpu_class_by_name(const char *typename, const char *cpu_model)
265 CPUClass *cc = CPU_CLASS(object_class_by_name(typename));
267 return cc->class_by_name(cpu_model);
270 static ObjectClass *cpu_common_class_by_name(const char *cpu_model)
272 return NULL;
275 static void cpu_common_parse_features(CPUState *cpu, char *features,
276 Error **errp)
278 char *featurestr; /* Single "key=value" string being parsed */
279 char *val;
280 Error *err = NULL;
282 featurestr = features ? strtok(features, ",") : NULL;
284 while (featurestr) {
285 val = strchr(featurestr, '=');
286 if (val) {
287 *val = 0;
288 val++;
289 object_property_parse(OBJECT(cpu), val, featurestr, &err);
290 if (err) {
291 error_propagate(errp, err);
292 return;
294 } else {
295 error_setg(errp, "Expected key=value format, found %s.",
296 featurestr);
297 return;
299 featurestr = strtok(NULL, ",");
303 static void cpu_common_realizefn(DeviceState *dev, Error **errp)
305 CPUState *cpu = CPU(dev);
307 if (dev->hotplugged) {
308 cpu_synchronize_post_init(cpu);
309 cpu_resume(cpu);
313 static void cpu_common_initfn(Object *obj)
315 CPUState *cpu = CPU(obj);
316 CPUClass *cc = CPU_GET_CLASS(obj);
318 cpu->cpu_index = -1;
319 cpu->gdb_num_regs = cpu->gdb_num_g_regs = cc->gdb_num_core_regs;
320 qemu_mutex_init(&cpu->work_mutex);
321 QTAILQ_INIT(&cpu->breakpoints);
322 QTAILQ_INIT(&cpu->watchpoints);
325 static void cpu_common_finalize(Object *obj)
327 cpu_exec_exit(CPU(obj));
330 static int64_t cpu_common_get_arch_id(CPUState *cpu)
332 return cpu->cpu_index;
335 static void cpu_class_init(ObjectClass *klass, void *data)
337 DeviceClass *dc = DEVICE_CLASS(klass);
338 CPUClass *k = CPU_CLASS(klass);
340 k->class_by_name = cpu_common_class_by_name;
341 k->parse_features = cpu_common_parse_features;
342 k->reset = cpu_common_reset;
343 k->get_arch_id = cpu_common_get_arch_id;
344 k->has_work = cpu_common_has_work;
345 k->get_paging_enabled = cpu_common_get_paging_enabled;
346 k->get_memory_mapping = cpu_common_get_memory_mapping;
347 k->write_elf32_qemunote = cpu_common_write_elf32_qemunote;
348 k->write_elf32_note = cpu_common_write_elf32_note;
349 k->write_elf64_qemunote = cpu_common_write_elf64_qemunote;
350 k->write_elf64_note = cpu_common_write_elf64_note;
351 k->gdb_read_register = cpu_common_gdb_read_register;
352 k->gdb_write_register = cpu_common_gdb_write_register;
353 k->virtio_is_big_endian = cpu_common_virtio_is_big_endian;
354 k->debug_excp_handler = cpu_common_noop;
355 k->cpu_exec_enter = cpu_common_noop;
356 k->cpu_exec_exit = cpu_common_noop;
357 k->cpu_exec_interrupt = cpu_common_exec_interrupt;
358 dc->realize = cpu_common_realizefn;
360 * Reason: CPUs still need special care by board code: wiring up
361 * IRQs, adding reset handlers, halting non-first CPUs, ...
363 dc->cannot_instantiate_with_device_add_yet = true;
366 static const TypeInfo cpu_type_info = {
367 .name = TYPE_CPU,
368 .parent = TYPE_DEVICE,
369 .instance_size = sizeof(CPUState),
370 .instance_init = cpu_common_initfn,
371 .instance_finalize = cpu_common_finalize,
372 .abstract = true,
373 .class_size = sizeof(CPUClass),
374 .class_init = cpu_class_init,
377 static void cpu_register_types(void)
379 type_register_static(&cpu_type_info);
382 type_init(cpu_register_types)